{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:20:44Z","timestamp":1775067644189,"version":"3.50.1"},"reference-count":68,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior-Brasil (CAPES)-Finance Code 001","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tvlsi.2022.3218021","type":"journal-article","created":{"date-parts":[[2022,11,21]],"date-time":"2022-11-21T21:14:46Z","timestamp":1669065286000},"page":"17-28","source":"Crossref","is-referenced-by-count":62,"title":["AxPPA: Approximate Parallel Prefix Adders"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9582-9011","authenticated-orcid":false,"given":"Morgana Macedo Azevedo da","family":"Rosa","sequence":"first","affiliation":[{"name":"Department of Computer Science, Universidade Federal de Pelotas (UFPel), Pelotas, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7809-9563","authenticated-orcid":false,"given":"Guilherme","family":"Paim","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5121-7101","authenticated-orcid":false,"given":"Patricia Ucker Leleu da","family":"Costa","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0521-5898","authenticated-orcid":false,"given":"Eduardo Antonio Cesar da","family":"Costa","sequence":"additional","affiliation":[{"name":"Department of Electronics and Computing, Universidade Católica de Pelotas (UCPel), Pelotas, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9493-7272","authenticated-orcid":false,"given":"Rafael I.","family":"Soares","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Universidade Federal de Pelotas (UFPel), Pelotas, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9018-6309","authenticated-orcid":false,"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856757"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3394898"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057584"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3191180"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2868513"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01448-0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2021.3059229"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3019460"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2728802"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976131"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937770"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2839266"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792902"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856513"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2988353"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS53948.2022.9789077"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3114616"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292070"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01431-9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020591"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3108443"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3085572"},{"key":"ref25","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","volume-title":"Proc. 12th IEEE Int. Symp. Integr. Circuits (ISIC)","author":"Zhu"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484850"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2892588"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2696524"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878129"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00030"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586094"},{"key":"ref32","first-page":"728","article-title":"Modeling and synthesis of quality-energy optimal approximate adders","volume-title":"Proc. IEEE\/ACM Int. Conf. Computer-Aided Design (ICCAD)","author":"Miao"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691108"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176685"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292078"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS51355.2021.9459128"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897981"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2945763"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403036"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2564699"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488793"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCS1.2017.8325971"},{"key":"ref51","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2914641"},{"key":"ref57","first-page":"168","article-title":"A power-predictive environment for fast and power-aware ASIC-based FIR filter design","volume-title":"Proc. 30th Symp. Integr. Circuits Syst. Design Chip Sands (SBCCI)","author":"Paim"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182095"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841182"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.10.001"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TSA.2002.800560"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451076"},{"key":"ref63","volume-title":"Common test conditions and software configurations","author":"Bossen","year":"2013"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3058451"},{"key":"ref65","volume-title":"HEVC test model (HM) V. 16.7","year":"2017"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1117\/12.421129"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/SCORED.2015.7449303"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294915"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9998453\/09956923.pdf?arnumber=9956923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:28:02Z","timestamp":1706758082000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9956923\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":68,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3218021","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}