{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:52:41Z","timestamp":1767772361720,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada through the Strategic Project Grant Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002914","name":"Faculty of Engineering and Computer Science at Concordia University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002914","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1109\/tvlsi.2023.3238286","type":"journal-article","created":{"date-parts":[[2023,1,26]],"date-time":"2023-01-26T19:07:53Z","timestamp":1674760073000},"page":"431-441","source":"Crossref","is-referenced-by-count":1,"title":["A Power-Proportional, Dual-Bandwidth, and Constant-Delay Receiver Front-End for Energy-Efficient Dual-Rate Optical Links"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1866-7845","authenticated-orcid":false,"given":"Abdullah","family":"Ibn Abbas","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"}]},{"given":"Xiangdong","family":"Jia","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0889-6633","authenticated-orcid":false,"given":"Glenn E. R.","family":"Cowan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2014.2370633"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2785956.2787472"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2013.6487788"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674749"},{"key":"ref7","first-page":"418","article-title":"25 Gb\/s 3.6 pJ\/b and 15 Gb\/s 1.37 pJ\/b VCSEL-based optical links in 90 nm CMOS","author":"Proesel","year":"2012","journal-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3807\/JOSK.2016.20.5.623"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2350372"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2885531"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2020.2997980"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674826"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3140182"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2553673"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2041502"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/0471726400"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870471"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2804042"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10079225\/10026668.pdf?arnumber=10026668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,13]],"date-time":"2024-04-13T05:03:10Z","timestamp":1712984590000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10026668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":20,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3238286","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,4]]}}}