{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T18:31:14Z","timestamp":1780511474832,"version":"3.54.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization (NEDO): Leading Research for Discovering Research and Development Issues","doi-asserted-by":"publisher","award":["JPNP16007"],"award-info":[{"award-number":["JPNP16007"]}],"id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","doi-asserted-by":"publisher","award":["JP21K17719"],"award-info":[{"award-number":["JP21K17719"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Center for Innovative Integrated Electronic Systems (CIES) Consortium"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tvlsi.2023.3245099","type":"journal-article","created":{"date-parts":[[2023,2,22]],"date-time":"2023-02-22T18:37:55Z","timestamp":1677091075000},"page":"1078-1082","source":"Crossref","is-referenced-by-count":7,"title":["Hybrid Signed Convolution Module With Unsigned Divide-and-Conquer Multiplier for Energy-Efficient STT-MRAM-Based AI Accelerator"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2206-9490","authenticated-orcid":false,"given":"Tao","family":"Li","sequence":"first","affiliation":[{"name":"School of Engineering and the Center for Innovative Integrated Electronic Systems (CIES), Tohoku University, Sendai, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yitao","family":"Ma","sequence":"additional","affiliation":[{"name":"Center for Innovative Integrated Electronic Systems (CIES), Tohoku University, Sendai, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ko","family":"Yoshikawa","sequence":"additional","affiliation":[{"name":"Center for Innovative Integrated Electronic Systems (CIES), Tohoku University, Sendai, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tetsuo","family":"Endoh","sequence":"additional","affiliation":[{"name":"School of Engineering and the Center for Innovative Integrated Electronic Systems (CIES), Tohoku University, Sendai, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3105958"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2764045"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840092"},{"key":"ref10","first-page":"482","article-title":"A 28 nm 32 Kb embedded 2T2MTJ STT-MRAM macro with 1.3ns read-access time for fast and reliable read applications","author":"yang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767624"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662444"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547704"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062955"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856245"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3065333"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3049002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2988404"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10164658\/10050403.pdf?arnumber=10050403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T18:02:35Z","timestamp":1689616955000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10050403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":16,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3245099","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}