{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,7]],"date-time":"2025-05-07T05:03:48Z","timestamp":1746594228815,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science and Technology Council, Taiwan","award":["111-2622-8-A49-018-SB","110-2221-E-A49-148-MY3","110-2218-E-A49-015-MBK."],"award-info":[{"award-number":["111-2622-8-A49-018-SB","110-2221-E-A49-148-MY3","110-2218-E-A49-015-MBK."]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/tvlsi.2023.3253803","type":"journal-article","created":{"date-parts":[[2023,3,14]],"date-time":"2023-03-14T17:44:14Z","timestamp":1678815854000},"page":"802-811","source":"Crossref","is-referenced-by-count":5,"title":["Memory Bandwidth Efficient Design for Super-Resolution Accelerators With Structure Adaptive Fusion and Channel-Aware Addressing"],"prefix":"10.1109","volume":"31","author":[{"given":"An-Jung","family":"Huang","sequence":"first","affiliation":[{"name":"Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jo-Hsuan","family":"Hung","sequence":"additional","affiliation":[{"name":"Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0561-8745","authenticated-orcid":false,"given":"Tian-Sheuan","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351288"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2942529"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937448"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2020.3014454"},{"key":"ref20","first-page":"578","article-title":"TVM: An automated end-to-end optimizing compiler for deep learning","author":"chen","year":"2018","journal-title":"Proc of USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3343031.3351084"},{"key":"ref22","first-page":"152","article-title":"9.5 A 6K-MAC feature-map-sparsity-aware neural processing unit in 5nm flagship mobile SoC","author":"park","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.knosys.2020.106235"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2950093"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46475-6_25"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2015.2439281"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3461648.3463848"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3134930"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.207"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11182933"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01132"},{"key":"ref7","first-page":"286","article-title":"Image super-resolution using very deep residual channel attention networks","author":"zhang","year":"2018","journal-title":"Proc Eur Conf Comput Vis (ECCV)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-67070-2_3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.481"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.151"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00262"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10129243\/10070383.pdf?arnumber=10070383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T18:33:57Z","timestamp":1686594837000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10070383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3253803","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}