{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:13:57Z","timestamp":1780442037769,"version":"3.54.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"a grant-in-aid of Hanwha Systems"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/tvlsi.2023.3257198","type":"journal-article","created":{"date-parts":[[2023,3,21]],"date-time":"2023-03-21T20:10:29Z","timestamp":1679429429000},"page":"749-761","source":"Crossref","is-referenced-by-count":8,"title":["A Real-Time Object Detection Processor With xnor-Based Variable-Precision Computing Unit"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2179-4666","authenticated-orcid":false,"given":"Wonjae","family":"Lee","sequence":"first","affiliation":[{"name":"Graduate School of Convergence Science and Technology, Research Institute for Convergence Science, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-7233-7870","authenticated-orcid":false,"given":"Kukbyung","family":"Kim","sequence":"additional","affiliation":[{"name":"Graduate School of Convergence Science and Technology, Research Institute for Convergence Science, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3068-4220","authenticated-orcid":false,"given":"Woohyun","family":"Ahn","sequence":"additional","affiliation":[{"name":"Hanwha Systems, Seongnam, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2754-435X","authenticated-orcid":false,"given":"Jinho","family":"Kim","sequence":"additional","affiliation":[{"name":"Graduate School of Convergence Science and Technology, Research Institute for Convergence Science, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0395-8076","authenticated-orcid":false,"given":"Dongsuk","family":"Jeon","sequence":"additional","affiliation":[{"name":"Graduate School of Convergence Science and Technology, Research Institute for Convergence Science, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.521"},{"key":"ref57","year":"2023","journal-title":"Evaluation board user's guide"},{"key":"ref12","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"han","year":"2015","journal-title":"arXiv 1510 00149 [cs]"},{"key":"ref56","year":"2023","journal-title":"Zynq UltraScale+ MPSoC Power Advantage Tool 2018 1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref14","first-page":"10","article-title":"1.1 Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref53","article-title":"FracBits: Mixed precision quantization via fractional bit-widths","author":"yang","year":"2020","journal-title":"arXiv 2007 02017"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58517-4_32"},{"key":"ref11","article-title":"Learning both weights and connections for efficient neural networks","author":"han","year":"2015","journal-title":"ArXiv 1506 02626"},{"key":"ref55","year":"2023","journal-title":"7 Series DSP48E1 Slice User Guide"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10602-1_48"},{"key":"ref17","first-page":"1","article-title":"Training binary neural networks with real-to-binary convolutions","author":"martinez","year":"2020","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01267-0_44"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2019.00244"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58568-6_9"},{"key":"ref51","article-title":"Mixed precision quantization of ConvNets via differentiable neural architecture search","author":"wu","year":"2018","journal-title":"arXiv 1812 00090"},{"key":"ref50","year":"2023","journal-title":"UltraScale Architecture DSP Slice User Guide UG579"},{"key":"ref46","year":"2023","journal-title":"Zynq ultrascale+ device Technical reference manual"},{"key":"ref45","author":"crockett","year":"2019","journal-title":"Exploring Zynq MPSoC With PYNQ and Machine Learning Applications"},{"key":"ref48","year":"2023","journal-title":"Fundamentals of ARMV8 Neon Technology"},{"key":"ref47","year":"2023","journal-title":"AMBA AXI and ACE Protocol Specification AXI3 AXI4 and AXI4-Lite ACE and ACE-Lite"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/WACV48630.2021.00148"},{"key":"ref41","article-title":"SGDR: Stochastic gradient descent with warm restarts","author":"loshchilov","year":"2016","journal-title":"arXiv 1608 03983"},{"key":"ref44","first-page":"8026","article-title":"Pytorch: An imperative style, high-performance deep learning library","volume":"32","author":"paszke","year":"2019","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-009-0275-4"},{"key":"ref49","year":"2017","journal-title":"Ultrascale architecture configurable logic block User guide"},{"key":"ref8","article-title":"YOLOv4: Optimal speed and accuracy of object detection","author":"bochkovskiy","year":"2020","journal-title":"arXiv 2004 10934"},{"key":"ref7","article-title":"YOLOv3: An incremental improvement","author":"redmon","year":"2018","journal-title":"arXiv 1804 02767"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01079"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46448-0_2"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2018.05.144"},{"key":"ref40","first-page":"1","article-title":"On the variance of the adaptive learning rate and beyond","author":"liu","year":"2020","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2883087"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.690"},{"key":"ref37","first-page":"152","article-title":"9.5 A 6K-MAC feature-map-sparsity-aware neural processing unit in 5nm flagship mobile SoC","author":"park","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439295"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3064639"},{"key":"ref2","first-page":"1","article-title":"Faster R-CNN: Towards real-time object detection with region proposal networks","volume":"28","author":"ren","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.169"},{"key":"ref39","first-page":"1","article-title":"Pelee: A real-time object detection system on mobile devices","volume":"31","author":"wang","year":"2018","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref38","first-page":"144","article-title":"A 7nm 4-core AI chip with 25.6TFLOPS hybrid FP8 training, 102.4 TOPS INT4 inference and workload-aware throttling","volume":"64","author":"agrawal","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401214"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref25","first-page":"1","article-title":"Binarized neural networks","volume":"29","author":"hubara","year":"2016","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00212"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778702"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174266"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342121"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10129243\/10077803.pdf?arnumber=10077803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T18:33:34Z","timestamp":1686594814000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10077803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":57,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3257198","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}