{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:04:39Z","timestamp":1780445079743,"version":"3.54.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["RGPIN-2022-03256"],"award-info":[{"award-number":["RGPIN-2022-03256"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tvlsi.2023.3268999","type":"journal-article","created":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T18:57:22Z","timestamp":1682967442000},"page":"1192-1203","source":"Crossref","is-referenced-by-count":19,"title":["Speed\/Area-Efficient ECC Processor Implementation Over GF(2<i>\n                     <sup>m<\/sup>\n                  <\/i>) on FPGA via Novel Algorithm-Architecture Co-Design"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8217-3455","authenticated-orcid":false,"given":"Medien","family":"Zeghid","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, College of Engineering in Wadi Alddawasir, Prince Sattam Bin Abdulaziz University, Wadi Alddawasir, Al-Kharj, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0452-2271","authenticated-orcid":false,"given":"Hassan Yousif","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, College of Engineering in Wadi Alddawasir, Prince Sattam Bin Abdulaziz University, Wadi Alddawasir, Al-Kharj, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4193-6062","authenticated-orcid":false,"given":"Abdellah","family":"Chehri","sequence":"additional","affiliation":[{"name":"Department of Mathematics and Computer Science, Royal Military College of Canada, Kingston, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anissa","family":"Sghaier","sequence":"additional","affiliation":[{"name":"Electronics and Micro-Electronics Laboratory, University of Monastir, Monastir, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2017.0110"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2574620"},{"key":"ref34","first-page":"75","author":"harkelson","year":"2004","journal-title":"Guide to Elliptic Curve Cryptography"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2785382"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2009.0039"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2801118"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03356-8_19"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3198-2"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3058509"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.03.006"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_1"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2453360"},{"key":"ref32","article-title":"Efficient implementation of elliptic curve cryptography on FPGAs","author":"shokrollahi","year":"2007"},{"key":"ref2","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39799-X_31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2903170"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2669998"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2498"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.276"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3141104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294908"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2677962"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2401024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2626375"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2646479"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/app12084091"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10111252"},{"key":"ref41","year":"2009"},{"key":"ref22","first-page":"40","article-title":"Digit-serial systolic Karatsuba multiplier for special classes over GF(2m)","volume":"26","author":"chiou","year":"2015","journal-title":"J Comput"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-022-00302-0"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3310354"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903289"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2017.0300"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866248"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2186104"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2230410"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2455992"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6020046"},{"key":"ref3","year":"2016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619300034"},{"key":"ref5","year":"2010"},{"key":"ref40","year":"2018","journal-title":"NanGate Standard Cell Library"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10194475\/10113894.pdf?arnumber=10113894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T18:08:41Z","timestamp":1692036521000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10113894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":43,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3268999","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}