{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T16:56:56Z","timestamp":1777568216219,"version":"3.51.4"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"State Key Laboratory of Computer Architecture","award":["CARCHB202011"],"award-info":[{"award-number":["CARCHB202011"]}]},{"DOI":"10.13039\/100009377","name":"Scientific Research Project of Education Department in Hunan Province","doi-asserted-by":"publisher","award":["22B0654"],"award-info":[{"award-number":["22B0654"]}],"id":[{"id":"10.13039\/100009377","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004832","name":"Natural Science Foundation of Changsha Science and Technology Bureau in Hunan Province","doi-asserted-by":"publisher","award":["kq2208061"],"award-info":[{"award-number":["kq2208061"]}],"id":[{"id":"10.13039\/501100004832","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tvlsi.2023.3277517","type":"journal-article","created":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T18:30:10Z","timestamp":1687199410000},"page":"1234-1247","source":"Crossref","is-referenced-by-count":27,"title":["PUF-CIM: SRAM-Based Compute-In-Memory With Zero Bit-Error-Rate Physical Unclonable Function for Lightweight Secure Edge Computing"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0431-8852","authenticated-orcid":false,"given":"Zhuojun","family":"Chen","sequence":"first","affiliation":[{"name":"Changsha Semiconductor Technology and Application Innovation Research Institute, College of Semiconductors (College of Integrated Circuits), Hunan University, Changsha, China"}]},{"given":"Ming","family":"Wu","sequence":"additional","affiliation":[{"name":"Changsha Semiconductor Technology and Application Innovation Research Institute, College of Semiconductors (College of Integrated Circuits), Hunan University, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5838-8278","authenticated-orcid":false,"given":"Yifeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Changsha Semiconductor Technology and Application Innovation Research Institute, College of Semiconductors (College of Integrated Circuits), Hunan University, Changsha, China"}]},{"given":"Renlong","family":"Li","sequence":"additional","affiliation":[{"name":"Changsha Semiconductor Technology and Application Innovation Research Institute, College of Semiconductors (College of Integrated Circuits), Hunan University, Changsha, China"}]},{"given":"Jinzhe","family":"Tan","sequence":"additional","affiliation":[{"name":"Changsha Semiconductor Technology and Application Innovation Research Institute, College of Semiconductors (College of Integrated Circuits), Hunan University, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9865-5077","authenticated-orcid":false,"given":"Ding","family":"Ding","sequence":"additional","affiliation":[{"name":"School of Intelligent Engineering and Intelligent Manufacturing, Hunan University of Technology and Business, Changsha, China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2879216"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3125255"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3035207"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3193002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2016.2545402"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036209"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref39","first-page":"201","article-title":"CryptoNets: Applying neural networks to encrypted data with high throughput and accuracy","author":"dowlin","year":"2016","journal-title":"Proc 33rd Int Conf Mach Learn (ICML)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref38","article-title":"Oblivious neural network computing via homomorphic encryption","volume":"2007","author":"orlandi","year":"2007","journal-title":"EURASIP J Inf Secur"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976099"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791460"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-014-1458-1"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758660"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2865133"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431558"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581556"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942041"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907488"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3120296"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3073254"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3017870"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10194475\/10155625.pdf?arnumber=10155625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T18:08:52Z","timestamp":1692036532000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10155625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":48,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3277517","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}