{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:47:03Z","timestamp":1753602423326,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7855"],"award-info":[{"award-number":["FA8650-18-2-7855"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tvlsi.2023.3279228","type":"journal-article","created":{"date-parts":[[2023,6,16]],"date-time":"2023-06-16T17:42:09Z","timestamp":1686937329000},"page":"1204-1213","source":"Crossref","is-referenced-by-count":4,"title":["Smart-Redundancy With In Memory ECC Checking: Low-Power SEE-Resistant FPGA Architectures"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4486-413X","authenticated-orcid":false,"given":"Aur\u00e9lien","family":"Alacchi","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5415-1870","authenticated-orcid":false,"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2948-9466","authenticated-orcid":false,"given":"Roman","family":"Gauchi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2755-6370","authenticated-orcid":false,"given":"Szymon","family":"Kulis","sequence":"additional","affiliation":[{"name":"European Organization for Nuclear Research, Geneva, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3634-3999","authenticated-orcid":false,"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}]}],"member":"263","reference":[{"volume-title":"Radiation-Hardened, Space-Grade Virtex-5QV Family Data Sheet: Overview","year":"2018","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/23.124134"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.09.008"},{"volume-title":"Single event upset (SEU) hardened latch circuit","year":"2007","author":"Li","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2404212"},{"volume-title":"Techniques for mitigating, detecting, and correcting single event upset effects in systems using SRAM-based field programmable gate arrays","year":"2007","author":"Carmichael","key":"ref6"},{"article-title":"Multi-cell upsets within the Xilinx series-7 FPGAs","year":"2014","author":"Wirthlin","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2425653"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908500"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401092"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819896"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2005583"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3010647"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577301"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.281"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.002"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875431"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3243644"},{"volume-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","year":"2006","author":"Carmichael","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3172390"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00031"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046245"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref26","first-page":"5","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Logic & Synth. (IWLS)","author":"Amaru"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/12\/01\/c01082"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"volume-title":"SEU Strategies for Virtex-5 Devices","year":"2010","author":"Chapman","key":"ref30"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10194475\/10154566.pdf?arnumber=10154566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:46:44Z","timestamp":1705016804000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10154566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3279228","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}