{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:48:32Z","timestamp":1781884112571,"version":"3.54.5"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tvlsi.2023.3282046","type":"journal-article","created":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T18:30:10Z","timestamp":1687199410000},"page":"1223-1233","source":"Crossref","is-referenced-by-count":65,"title":["X-Former: In-Memory Acceleration of Transformers"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4259-5263","authenticated-orcid":false,"given":"Shrihari","family":"Sridharan","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jacob R.","family":"Stevens","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0735-9695","authenticated-orcid":false,"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3063543"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080244"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2020.emnlp-demos.6"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3362035"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.3389\/frai.2021.659060"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3110464"},{"key":"ref30","first-page":"466","article-title":"A 28 nm 15.59 ? J\/token full-digital bitline-transpose CIM-based sparse transformer accelerator with pipeline\/parallel reconfigurable modes","author":"tu","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","article-title":"Efficient transformers: A survey","author":"tay","year":"2020","journal-title":"arXiv 2009 06732"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/D16-1264"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3003007"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/W18-5446"},{"key":"ref2","first-page":"1877","article-title":"Language models are few-shot learners","volume":"33","author":"brown","year":"2020","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref1","first-page":"4171","article-title":"BERT: Pre-training of deep bidirectional transformers for language understanding","volume":"1","author":"devlin","year":"2019","journal-title":"Proc Conf North Amer Chapter Assoc Comput Linguist Human Lang Technol (NAACL-HLT)"},{"key":"ref17","article-title":"Optimizing transformers with approximate computing for faster, smaller and more accurate NLP models","author":"nagarajan","year":"2020","journal-title":"arXiv 2010 03688"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3093354"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00018"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00071"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480095"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586134"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474146"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415640"},{"key":"ref20","article-title":"Power-BERT: Accelerating BERT inference for classification tasks","author":"goyal","year":"2020","journal-title":"arXiv 2001 08950"},{"key":"ref22","first-page":"363","article-title":"OPTIMUS: Optimized matrix multiplication structure for transformer neural network accelerator","author":"park","year":"2020","journal-title":"Proc Mach Learn Syst (MLSys)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00035"},{"key":"ref28","author":"murmann","year":"2022","journal-title":"ADC Performance Survey 1997–2022"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.24963\/ijcai.2020\/520"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2998456"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref3","article-title":"Attention is all you need","volume":"30","author":"vaswani","year":"2017","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IWPSD.2007.4472460"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10194475\/10155455.pdf?arnumber=10155455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T18:08:39Z","timestamp":1692036519000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10155455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3282046","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}