{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:47:27Z","timestamp":1753922847365,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation\u2019s India Research Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/tvlsi.2023.3285105","type":"journal-article","created":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T19:59:22Z","timestamp":1689019162000},"page":"1280-1293","source":"Crossref","is-referenced-by-count":2,"title":["Performance and Energy Studies on NC-FinFET Cache-Based Systems With FN-McPAT"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0908-5894","authenticated-orcid":false,"given":"Divya Praneetha","family":"Ravipati","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6629-4713","authenticated-orcid":false,"given":"Victor M.","family":"van Santen","sequence":"additional","affiliation":[{"name":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1044-7231","authenticated-orcid":false,"given":"Sami","family":"Salamin","sequence":"additional","affiliation":[{"name":"Research and Development Team, Konstanz, Hyperstone, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"AI Processor Design, Technical University of Munich (TUM), Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2508-7531","authenticated-orcid":false,"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering and the Khosla School of IT, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2016.7598240"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875661"},{"key":"ref4","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Li"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2352354"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3002723"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643508"},{"key":"ref8","first-page":"1","article-title":"Performance, power and cooling trade-offs with NCFET-based many-cores","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Rapp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824802"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116301"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012644"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3123112"},{"volume-title":"BOOM RISC-V","year":"2023","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870916"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICEmElec.2016.8074416"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009170"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2712365"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441053"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3103860"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3058451"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2012.6242496"},{"volume-title":"Intel\u2019s Revolutionary 22 nm Transistor Technology","year":"2011","author":"Bohr","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.74"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876058"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2693433.2693440"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3018112"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875813"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4_3"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2756552"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2018.2823542"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"article-title":"Experiments with SPEC CPU 2017: Similarity, balance, phase behavior and simpoints","year":"2018","author":"Song","key":"ref35"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657030"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10229811\/10177708.pdf?arnumber=10177708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T22:37:20Z","timestamp":1710369440000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10177708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":37,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3285105","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}