{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T14:56:30Z","timestamp":1777733790951,"version":"3.51.4"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"China National Key Research and Development Program","award":["2022YFF0706800"],"award-info":[{"award-number":["2022YFF0706800"]}]},{"name":"China National Key Research and Development Program","award":["2022YFF0706804"],"award-info":[{"award-number":["2022YFF0706804"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/tvlsi.2023.3286803","type":"journal-article","created":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T18:03:05Z","timestamp":1689616985000},"page":"1294-1307","source":"Crossref","is-referenced-by-count":15,"title":["FPGA-Based Configurable and Highly Flexible PAM4 SerDes Simulation System"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1129-318X","authenticated-orcid":false,"given":"Dongwei","family":"Zou","sequence":"first","affiliation":[{"name":"State Key Laboratory of Particle Detection and Electronics and the Department of Modern Physics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2951-8837","authenticated-orcid":false,"given":"Kezhu","family":"Song","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Particle Detection and Electronics and the Department of Modern Physics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhuo","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Particle Detection and Electronics and the Department of Modern Physics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3189-7240","authenticated-orcid":false,"given":"Chengyang","family":"Zhu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Particle Detection and Electronics and the Department of Modern Physics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Wu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Particle Detection and Electronics and the Department of Modern Physics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuecheng","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Particle Detection and Electronics and the Department of Modern Physics, University of Science and Technology of China, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-CSCC55581.2022.9894961"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2021.M3G.5"},{"key":"ref34","author":"wang","year":"2021","journal-title":"BER Objective for Beyond 400 GbE [PowerPoint slides]"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/cmu2.12351"},{"key":"ref14","first-page":"1","article-title":"Simulation of 112 Gbps full-link interconnect system","author":"zhu","year":"2019","journal-title":"Proc Cross Strait Quad-Regional Radio Sci Wireless Technol Conf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2002.800818"},{"key":"ref30","first-page":"26","article-title":"A 1-to-112 Gb\/s DSP-based wireline transceiver with a flexible clocking scheme in 5 nm FinFET","author":"varzaghani","year":"2022","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3099767"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2943569"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2021.3076822"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3208280"},{"key":"ref1","first-page":"1","article-title":"A 32 Gb\/s NRZ 37 dB SerDes in 10 nm CMOS to support PCI express Gen 5 protocol","author":"bichan","year":"2020","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3217275"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2019.2898025"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-96-00696-5"},{"key":"ref24","first-page":"134","article-title":"A scalable adaptive ADC\/DSP-based 1.25-to-56 Gbps\/112 Gbps high-speed transceiver architecture using decision-directed MMSE CDR in 16 nm and 7 nm","volume":"64","author":"xu","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"138","article-title":"A 112 Gb\/s ADC-DSP-based PAM-4 transceiver for long-reach applications with40 dB channel loss in 7 nm FinFET","volume":"64","author":"mishra","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","year":"2023","journal-title":"Architectural 112G PAM4 ADC-Based SerDes Model"},{"key":"ref25","first-page":"132","article-title":"A 116 Gb\/s DSP-based wireline transceiver in 7 nm CMOS achieving 6 pJ\/b at 45 dB loss in PAM-4\/duo-PAM-4 and 52 dB in PAM-2","volume":"64","author":"lacroix","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487664"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2022.3173686"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2022.3211844"},{"key":"ref28","first-page":"116","article-title":"A 112.5 Gb\/s ADC-DSP-based PAM-4 long-reach transceiver with50 dB channel loss in 5 nm FinFET","volume":"65","author":"guo","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","first-page":"266c","article-title":"112 Gb\/s PAM4 ADC based SERDES receiver for long-reach channels in 10 nm process","author":"krupnik","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref29","first-page":"5","article-title":"A 4.63 pJ\/b 112 Gb\/s DSP-based PAM-4 transceiver for a large-scale switch in 5 nm FinFET","author":"park","year":"2023","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878850"},{"key":"ref7","first-page":"114","article-title":"A 1.41 pJ\/b 224 Gb\/s PAM-4 SerDes receiver with 31 dB loss compensation","volume":"65","author":"segal","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2844603"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702456"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875091"},{"key":"ref6","first-page":"73","article-title":"112 Gbps high-speed SerDes transmitter based on duo-binary PAM4 encoding","author":"tang","year":"2021","journal-title":"Proc 6th Int Conf Integr Circuits Microsystems (ICICM)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959511"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10229811\/10184226.pdf?arnumber=10184226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T18:17:32Z","timestamp":1695061052000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10184226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3286803","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}