{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:40:52Z","timestamp":1783788052219,"version":"3.55.0"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"\u201cStudy, Design, Development and Implementation of a Holistic System for Upgrading the Quality of Life and Activity of the Elderly\u201d","award":["MIS 5047294"],"award-info":[{"award-number":["MIS 5047294"]}]},{"name":"\u201cSupport for Regional Excellence\u201d"},{"name":"\u201cCompetitiveness, Entrepreneurship and Innovation\u201d","award":["NSRF 2014-2020"],"award-info":[{"award-number":["NSRF 2014-2020"]}]},{"name":"EU"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tvlsi.2023.3287631","type":"journal-article","created":{"date-parts":[[2023,6,30]],"date-time":"2023-06-30T17:35:46Z","timestamp":1688146546000},"page":"1686-1699","source":"Crossref","is-referenced-by-count":20,"title":["Synthesis of Approximate Parallel-Prefix Adders"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6508-524X","authenticated-orcid":false,"given":"Apostolos","family":"Stefanidis","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ioanna","family":"Zoumpoulidou","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4729-3336","authenticated-orcid":false,"given":"Dionysios","family":"Filippas","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3688-7865","authenticated-orcid":false,"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8240-484X","authenticated-orcid":false,"given":"Georgios Ch.","family":"Sirakoulis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3218021"},{"key":"ref12","first-page":"664","article-title":"A new speculative addition architecture suitable for two’s complement operations","author":"cilardo","year":"2009","journal-title":"Proc Design Autom Test Eur (DATE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2017.8190125"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2901060"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803081"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403036"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2564699"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3242555"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3549936"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PDGC50313.2020.9315783"},{"key":"ref19","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref18","year":"2023","journal-title":"Synthesis Approximate Parallel Prefix Adders"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897964"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001399"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691108"},{"key":"ref45","first-page":"1257","article-title":"High performance reliable variable latency carry select addition","author":"du","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138614"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC50952.2020.9332922"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2355217"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878129"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488793"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586094"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657799"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762825"},{"key":"ref5","author":"zimmermann","year":"1998","journal-title":"Binary Adder Architectures for Cell-Based VLSI and Their Synthesis"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8624023"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"ref36","first-page":"362","article-title":"Approximate adder design using CPL logic for image compression","volume":"3","author":"nanu","year":"2014","journal-title":"International Journal of Innovative Research & Development"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3152921"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9030471"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3072666"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856757"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3394898"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484850"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930122"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/TC.1982.1675982","article-title":"A regular layout for parallel adders","volume":"c 31","author":"kung","year":"1982","journal-title":"IEEE Trans Comput"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3068729"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.26"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF00936899"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref28","year":"2023","journal-title":"USC Viterbi—Signal and Image Processing Institute"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"ref29","first-page":"1","article-title":"PyTorch: An imperative style, high-performance deep learning library","volume":"32","author":"paszke","year":"2019","journal-title":"Proc Adv Neural Inf Process Syst"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10287007\/10168822.pdf?arnumber=10168822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T20:05:35Z","timestamp":1699301135000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10168822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":54,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3287631","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}