{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:44:47Z","timestamp":1764175487916,"version":"3.37.3"},"reference-count":61,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada, Discovery Grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/tvlsi.2023.3288732","type":"journal-article","created":{"date-parts":[[2023,8,3]],"date-time":"2023-08-03T17:38:29Z","timestamp":1691084309000},"page":"1497-1508","source":"Crossref","is-referenced-by-count":4,"title":["An Analytic <i>RLC<\/i> Model for Coupled Interconnects Which Uses a Numerical Inverse Laplace Transform"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8510-6247","authenticated-orcid":false,"given":"Mark","family":"Keran","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Western University, London, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3273-7157","authenticated-orcid":false,"given":"Anestis","family":"Dounavis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Western University, London, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1147\/rd.251.0025"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996783"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2022.3205869"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810652"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/22.641781"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2780097"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2018.8680906"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2696941"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464822"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS53828.2022.9947162"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2005.1511341"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2414094"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"2068","DOI":"10.1109\/16.877168","article-title":"compact distributed rlc interconnect models. i. single line transient, time delay, and overshoot expressions","volume":"47","author":"davis","year":"2000","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref16","first-page":"823","article-title":"A new analytical delay and noise model for on-chip RLC interconnect","author":"cao","year":"2000","journal-title":"IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1109\/TED.2003.812507","article-title":"compact distributed rlc interconnect models - part iii: transients in single and coupled lines with capacitive load termination","volume":"50","author":"venkatesan","year":"2003","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/16.877169"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/OJNANO.2021.3138344"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3183296"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.03.015"},{"article-title":"Analytic delay model of RLC interconnects using numerical inversion of the Laplace transform","year":"2020","author":"jiang","key":"ref45"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS47854.2019.9011623"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"574","DOI":"10.1109\/TCAD.2010.2095650","article-title":"Transient analysis of CMOS-gate-driven RLGC interconnects based on FDTD","volume":"30","author":"li","year":"2011","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230425"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/43.331408"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3071063"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3182136"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS47316.2019.193210"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800459"},{"key":"ref7","first-page":"2375","article-title":"Simple expressions for interconnection delay, coupling and crosstalk in VLSI&#x2019;s","author":"sakurai","year":"1991","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.664231"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.841065"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051966"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.1990.99661"},{"journal-title":"Transmission Lines and Lumped Circuit","year":"2001","author":"miano","key":"ref35"},{"journal-title":"Analysis of Multiconductor Transmission Lines","year":"1994","author":"paul","key":"ref34"},{"journal-title":"Computer Methods for Circuit Analysis and Design","year":"1983","author":"vlach","key":"ref37"},{"journal-title":"Digital transmission lines","year":"1998","author":"granzow","key":"ref36"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1147\/rd.173.0249"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804381"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/GMTT.1970.1122822"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1147\/rd.236.0675"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825836"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026354"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/PIERS-FALL.2017.8293565"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.1995.528156"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654921"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.822622"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1987.1133615"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3026609"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.812509"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2356432"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280816"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370418"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/81.199887"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505316"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3180630"},{"journal-title":"Star-Hspice Manual Release","year":"2001","key":"ref61"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10261320\/10207814.pdf?arnumber=10207814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T19:46:06Z","timestamp":1696880766000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10207814\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":61,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3288732","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}