{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:20Z","timestamp":1740133280014,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"publisher","award":["2018YFB2202900"],"award-info":[{"award-number":["2018YFB2202900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation","doi-asserted-by":"publisher","award":["U22A2071"],"award-info":[{"award-number":["U22A2071"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tvlsi.2023.3290621","type":"journal-article","created":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T19:59:22Z","timestamp":1689019162000},"page":"1865-1869","source":"Crossref","is-referenced-by-count":0,"title":["High-Density NVMe SSD With DRAM-Less eRAID Architecture"],"prefix":"10.1109","volume":"31","author":[{"given":"Jianjun","family":"Luo","sequence":"first","affiliation":[{"name":"Micro-Electronics Research Institute, Hangzhou Dianzi University, Hangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0621-7924","authenticated-orcid":false,"given":"Hailuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Micro-Electronics Research Institute, Hangzhou Dianzi University, Hangzhou, China"}]},{"given":"Ying","family":"He","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of North Texas, Denton, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1770-471X","authenticated-orcid":false,"given":"Cesar","family":"Vargas-Rosales","sequence":"additional","affiliation":[{"name":"School of Engineering and Sciences, Tecnológico de Monterrey, Monterrey, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1400-4040","authenticated-orcid":false,"given":"Lingyan","family":"Fan","sequence":"additional","affiliation":[{"name":"Micro-Electronics Research Institute, Hangzhou Dianzi University, Hangzhou, China"}]}],"member":"263","reference":[{"journal-title":"PCI express system architecture","year":"2003","author":"ravi","key":"ref13"},{"journal-title":"PCI Express Base Specification Revision 3 0","year":"2010","key":"ref12"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2375179"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2974346"},{"journal-title":"NVM Express 1 3 Specifications","year":"2017","key":"ref11"},{"key":"ref10","first-page":"70","article-title":"Balancing I\/O response time and disk rebuild time in a RAID5 disk array","author":"hou","year":"2003","journal-title":"Proc 26th Hawaii Int Conf Syst Sci"},{"journal-title":"B17A Fortis Flash Customer Datasheet Rev 1 0","year":"2020","key":"ref2"},{"key":"ref1","first-page":"186","article-title":"Novel vertical-stacked-array-transistor (VSAT) for ultra-high-density and cost-effective NAND Flash memory devices and SSD (solid state drive)","author":"kim","year":"2009","journal-title":"Proc Symp VLSI Technol"},{"year":"2015","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2016.7448558"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/50202.50214"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2006.250989"},{"journal-title":"BiCS4 FLASH Customer Datasheet Rev 1 0","year":"2019","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372546"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10287007\/10177867.pdf?arnumber=10177867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T20:05:19Z","timestamp":1699301119000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10177867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":15,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3290621","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}