{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:20Z","timestamp":1740133280742,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100020595","name":"National Science and Technology Council","doi-asserted-by":"publisher","award":["111-2622-8-006-022-SB"],"award-info":[{"award-number":["111-2622-8-006-022-SB"]}],"id":[{"id":"10.13039\/100020595","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/tvlsi.2023.3291381","type":"journal-article","created":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T18:37:46Z","timestamp":1690915066000},"page":"1308-1319","source":"Crossref","is-referenced-by-count":0,"title":["Multilevel Fixed-Outline Component Placement and Graph-Based Ball Assignment for System in Package"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8637-2144","authenticated-orcid":false,"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Lin","family":"Tsai","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Chun","family":"Tsai","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480159"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903025"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085480"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297375"},{"journal-title":"GSRC","year":"2023","key":"ref20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593142"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2002.1008121"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-03427-9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370523"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.133"},{"journal-title":"Removed for Confidential Issue","year":"2023","key":"ref19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003707"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/96.496034"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488767"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907065"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055161"},{"key":"ref6","first-page":"753","article-title":"A routing algorithm for flip-chip design","author":"fang","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Computer-Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009151"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10229811\/10198301.pdf?arnumber=10198301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T18:17:42Z","timestamp":1695061062000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10198301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":20,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3291381","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}