{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T11:05:52Z","timestamp":1780657552526,"version":"3.54.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/tvlsi.2023.3294404","type":"journal-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:45:17Z","timestamp":1689961517000},"page":"1629-1633","source":"Crossref","is-referenced-by-count":11,"title":["Low-Phase-Noise 20-GHz Phase-Locked Loop Using Harmonic-Tuned VCO Assisting With <i>g<sub>m<\/sub>\n                  <\/i>-Boosting Technique"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3479-9108","authenticated-orcid":false,"given":"Hee Sung","family":"Lee","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7004-3423","authenticated-orcid":false,"given":"Tae Hwan","family":"Jang","sequence":"additional","affiliation":[{"name":"Hanyang University ERICA, Ansan, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0642-2338","authenticated-orcid":false,"given":"Joon Hyung","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Kunsan National University, Gunsan, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chul Soon","family":"Park","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433941"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2007.901795"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2265961"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2012.2206016"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2992123"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2018.8439148"},{"key":"ref22","first-page":"260","article-title":"An 82-to-108 GHz ?181 dB-FOMT ADPLL employing a DCO with split-transformer and dual-path switched-capacitor ladder and a clock-skew-sampling delta-sigma TDC","author":"huang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2095425"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3096843"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2938160"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/EuMC.2018.8541693"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2014.2309088"},{"key":"ref16","first-page":"580","article-title":"A low-power K-band frequency synthesizer using push-push transformer-feedback VCO in 0.18-?m CMOS technology","author":"chen","year":"2014","journal-title":"Proc Eur Microw Conf"},{"key":"ref19","first-page":"2840","article-title":"A 24 GHz low power and low phase noise PLL frequency synthesizer with constant KVCO for 60 GHz wireless applications","author":"luo","year":"2015","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref18","first-page":"1","article-title":"A K-band fractional-N frequency synthesizer with a low phase noise LC VCO in 90 nm CMOS","author":"wang","year":"2018","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.877439"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3057077"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883397"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2839037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3032022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2018.8439667"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740264"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10261320\/10190110.pdf?arnumber=10190110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T19:46:09Z","timestamp":1696880769000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10190110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":22,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3294404","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}