{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T00:07:27Z","timestamp":1773965247368,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Drexel Ventures Innovation Fund"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1751032"],"award-info":[{"award-number":["CNS-1751032"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tvlsi.2023.3296279","type":"journal-article","created":{"date-parts":[[2023,9,20]],"date-time":"2023-09-20T17:53:52Z","timestamp":1695232432000},"page":"1802-1815","source":"Crossref","is-referenced-by-count":4,"title":["Hidden Costs of Analog Deobfuscation Attacks"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9369-1730","authenticated-orcid":false,"given":"Vaibhav","family":"Venugopal Rao","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6588-4167","authenticated-orcid":false,"given":"Kyle","family":"Juretus","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4230-1795","authenticated-orcid":false,"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.3664859"},{"key":"ref14","author":"elshamy","year":"2021","journal-title":"Design for security in mixed analog-digital integrated circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902972"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300277"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2013","DOI":"10.1109\/TVLSI.2021.3109062","article-title":"Performance and security analysis of parameter-obfuscated analog circuits","volume":"29","author":"rao","year":"2021","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics4030541"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702671"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906739"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2083810"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2729398"},{"key":"ref26","first-page":"344","article-title":"Operational amplifier","author":"razavi","year":"2017","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/iWEM.2016.7505028"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00068-8"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/6.880953"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2022.9771357"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3240933"},{"key":"ref27","first-page":"651","article-title":"Phase-locked loops","author":"razavi","year":"2017","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000113"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00075"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180781"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242064"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.50"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715043"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/10287007\/10256046-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10287007\/10256046.pdf?arnumber=10256046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T20:05:14Z","timestamp":1699301114000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10256046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3296279","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}