{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T11:10:30Z","timestamp":1762254630351,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006732","name":"New York University Center of Cybersecurity","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006732","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7855"],"award-info":[{"award-number":["FA8650-18-2-7855"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"AFRL and DARPA","doi-asserted-by":"publisher","award":["FA8650-18-2-7849"],"award-info":[{"award-number":["FA8650-18-2-7849"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"AFRL and DARPA","doi-asserted-by":"publisher","award":["FA8650-18-2-7855","FA8650-18-2-7849"],"award-info":[{"award-number":["FA8650-18-2-7855","FA8650-18-2-7849"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/tvlsi.2023.3301334","type":"journal-article","created":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T18:12:13Z","timestamp":1692641533000},"page":"1459-1471","source":"Crossref","is-referenced-by-count":11,"title":["Not All Fabrics Are Created Equal: Exploring eFPGA Parameters for IP Redaction"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1017-1690","authenticated-orcid":false,"given":"Jitendra","family":"Bhandari","sequence":"first","affiliation":[{"name":"Center for Cybersecurity, New York University, New York, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6715-267X","authenticated-orcid":false,"given":"Abdul Khader Thalakkattu","family":"Moosa","sequence":"additional","affiliation":[{"name":"Center for Cybersecurity, New York University, New York, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7642-3638","authenticated-orcid":false,"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Software Engineering, University of Calgary, Calgary, Canada"}]},{"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0310-197X","authenticated-orcid":false,"given":"Ganesh","family":"Gore","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Laboratory for NanoIntegrated Systems, The University of Utah, Salt Lake City, UT, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2203-3981","authenticated-orcid":false,"given":"Xifan","family":"Tang","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Laboratory for NanoIntegrated Systems, The University of Utah, Salt Lake City, UT, USA"}]},{"given":"Scott","family":"Temple","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Laboratory for NanoIntegrated Systems, The University of Utah, Salt Lake City, UT, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3634-3999","authenticated-orcid":false,"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Laboratory for NanoIntegrated Systems, The University of Utah, Salt Lake City, UT, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7989-5617","authenticated-orcid":false,"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"Center for Cybersecurity, New York University, New York, NY, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref3","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","author":"Tan","year":"2020","journal-title":"arXiv:2006.06806"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473910"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218519"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317992"},{"key":"ref8","first-page":"1","article-title":"InterLock: An intercorrelated logic and routing locking","volume-title":"Proc. 39th Int. Conf. Comput-Aided Design","author":"Kamali"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942100"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.256"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942049"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643548"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i1.97-122"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714955"},{"key":"ref22","first-page":"1055","article-title":"Does logic locking work with EDA tools?","volume-title":"Proc. 30th USENIX Secur. Symp. (USENIX Security)","author":"Han"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.418-440"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2944586"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"volume-title":"TSMC 40ULP & 40LP EFLX 1K eFPGA Tile: GDS AVAILABLE","year":"2021","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439297"},{"volume-title":"Intel Xeon+FPGA Platform for the Data Center","year":"2021","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3058162"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439294"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883923"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447047"},{"key":"ref38","first-page":"97","article-title":"Yosys\u2014A free Verilog synthesis suite","volume-title":"Proc. Austrochip","author":"Wolf"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"volume-title":"FreePDK45: Contents\u2014NCSU EDA Wiki","year":"2021","key":"ref40"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10261320\/10225483.pdf?arnumber=10225483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T21:16:27Z","timestamp":1709327787000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10225483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":43,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3301334","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}