{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:33Z","timestamp":1772725653688,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Technology Innovation Institute"},{"name":"European PILOT","award":["101034126"],"award-info":[{"award-number":["101034126"]}]},{"name":"European Processor Initiative Specific Grant Agreement 2 (EPI SGA2)","award":["101036168"],"award-info":[{"award-number":["101036168"]}]},{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e Tecnologia (FCT) through the Research and Development Units Project Scope","doi-asserted-by":"publisher","award":["UIDB\/00319\/2020"],"award-info":[{"award-number":["UIDB\/00319\/2020"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Scholarships Project Scope","award":["SFRH\/BD\/138660\/2018"],"award-info":[{"award-number":["SFRH\/BD\/138660\/2018"]}]},{"name":"Scholarships Project Scope","award":["SFRH\/BD\/07707\/2021"],"award-info":[{"award-number":["SFRH\/BD\/07707\/2021"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tvlsi.2023.3302837","type":"journal-article","created":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T14:15:35Z","timestamp":1693232135000},"page":"1713-1726","source":"Crossref","is-referenced-by-count":18,"title":["CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7796-4110","authenticated-orcid":false,"given":"Bruno","family":"S\u00e1","sequence":"first","affiliation":[{"name":"Centro ALGORTIMI\/LASI, Universidade do Minho, Braga, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7458-477X","authenticated-orcid":false,"given":"Luca","family":"Valente","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic and Information Technologies Engineering (DEI), University of Bologna, Bologna, Italy"}]},{"given":"Jos\u00e9","family":"Martins","sequence":"additional","affiliation":[{"name":"Centro ALGORTIMI\/LASI, Universidade do Minho, Braga, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0651-5393","authenticated-orcid":false,"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic and Information Technologies Engineering (DEI), University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic and Information Technologies Engineering (DEI), University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4580-7484","authenticated-orcid":false,"given":"Sandro","family":"Pinto","sequence":"additional","affiliation":[{"name":"Centro ALGORTIMI\/LASI, Universidade do Minho, Braga, Portugal"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911384"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref11","article-title":"HULK-V: A heterogeneous ultra-low-power Linux capable RISC-V SOC","author":"valente","year":"2022","journal-title":"arXiv 2211 14944"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref17","author":"waterman","year":"2021","journal-title":"The RISC-V Instruction Set Manual Volume 2 Privileged Architecture Version 20211203"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3528416.3530869"},{"key":"ref19","author":"zhao","year":"2020","journal-title":"Trap-less virtual interrupt for KVM on RISC-V"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.108"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003578"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815970"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00030"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140406"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"ref8","article-title":"Instruction sets should be free: The case for RISC-V","author":"asanovi?","year":"2014"},{"key":"ref7","year":"2018","journal-title":"Isolation using virtualization in the secure World"},{"key":"ref9","author":"flaherty","year":"2022","journal-title":"Europe Steps Up as RISC-V Ships 10bn Cores"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00032"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00037"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.163"},{"key":"ref5","first-page":"1","article-title":"ReZone: Disarming TrustZone with TEE privilege reduction","author":"cerdeira","year":"2022","journal-title":"Proc 31st USENIX Secur Symp"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref34","first-page":"1","article-title":"Designing mixed criticality applications on modern heterogeneous MPSOC platforms","author":"gracioli","year":"2019","journal-title":"Proc Euromicro Conf Real-Time Systems (ECRTS)"},{"key":"ref37","article-title":"The rocket chip generator","author":"asanovi?","year":"2016"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS58335.2023.00011"},{"key":"ref30","author":"hauser","year":"2022","journal-title":"The RISC-V Advanced Interrupt Architecture Document Version 0 3 0-Draft"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3587694"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"ref2","first-page":"901","article-title":"Virtualizing embedded systems—Why bother?","author":"heiser","year":"2011","journal-title":"Proc 48th ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref1","first-page":"1","article-title":"Bao: A lightweight static partitioning hypervisor for modern multi-core embedded systems","author":"martins","year":"2020","journal-title":"Proc Workshop Next Gener Real-Time Embedded Syst (NG-RES)"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887813"},{"key":"ref38","year":"2022","journal-title":"GRLIB IP Core User’s Manual"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W50199.2020.00020"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3124320"},{"key":"ref26","author":"scheid","year":"2021","journal-title":"RISC-V ‘Stimecmp\/Vstimecmp’ Extension Document Version 0 5 4-3f9ed34"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.130"},{"key":"ref20","author":"heiser","year":"2020","journal-title":"seL4 is verified on RISC-V"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/WF-IoT54382.2022.10152063"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ccnc08.2007.64"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/361011.361073"},{"key":"ref29","author":"kruckemyer","year":"2022","journal-title":"RISC-V Base Cache Management Operation ISA Extensions Document Version 1 0-fd39d01"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10287007\/10233226.pdf?arnumber=10233226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T06:10:11Z","timestamp":1769494211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10233226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":49,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3302837","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}