{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T23:55:43Z","timestamp":1776470143440,"version":"3.51.2"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of the Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDA0330000"],"award-info":[{"award-number":["XDA0330000"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61934005"],"award-info":[{"award-number":["61934005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62061136009"],"award-info":[{"award-number":["62061136009"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tvlsi.2023.3305530","type":"journal-article","created":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T14:09:22Z","timestamp":1696342162000},"page":"2044-2052","source":"Crossref","is-referenced-by-count":8,"title":["A 40-nm SONOS Digital CIM Using Simplified LUT Multiplier and Continuous Sample-Hold Sense Amplifier for AI Edge Inference"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2291-9598","authenticated-orcid":false,"given":"Hongyang","family":"Hu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China"}]},{"given":"Xiwei","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Advanced Technology, University of Science and Technology of China, Hefei, China"}]},{"given":"Zi","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China"}]},{"given":"Haiyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9740-687X","authenticated-orcid":false,"given":"Danian","family":"Dong","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8234-7400","authenticated-orcid":false,"given":"Jinshan","family":"Yue","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China"}]},{"given":"Wan","family":"Pang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0277-1314","authenticated-orcid":false,"given":"Xiaoxin","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2192-9655","authenticated-orcid":false,"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446049"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.5143815"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3134313"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731545"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731681"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731657"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2943047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-019-0089-1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063072"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268341"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731773"},{"key":"ref20","first-page":"12.1.1","article-title":"Design-technology co-optimizations (DTCO) for general-purpose computing in-memory based on 55 nm NOR flash technology","author":"Feng","year":"2021","journal-title":"IEDM Tech. Dig."},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2019.2960028"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273482"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472601"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00020"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163015"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.3390\/s22218545"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2885574"},{"key":"ref30","article-title":"Deep compression: Compressing deep neural network with pruning, trained quantization and Huffman coding","volume-title":"Proc. Comput. Vis. Pattern Recognit.","author":"Han"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.923411"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6466695"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.870280"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2554998"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168937"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662393"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/iscas51556.2021.9401600"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2885574"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10328903\/10271245.pdf?arnumber=10271245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T18:02:20Z","timestamp":1761242540000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10271245\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":40,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3305530","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}