{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T22:08:13Z","timestamp":1767996493475,"version":"3.49.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tvlsi.2023.3305915","type":"journal-article","created":{"date-parts":[[2023,8,29]],"date-time":"2023-08-29T17:33:48Z","timestamp":1693330428000},"page":"1675-1685","source":"Crossref","is-referenced-by-count":4,"title":["Design and Analysis of an Ultralow-Voltage Complementary Fold-Interleaved Multiple-Tail Current Mode Logic"],"prefix":"10.1109","volume":"31","author":[{"given":"R.","family":"Malmir","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Shahed University, Tehran, Iran"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7026-9476","authenticated-orcid":false,"given":"M. B.","family":"Ghaznavi-Ghoushchi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Shahed University, Tehran, Iran"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/lpe.2000.155261"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217891"},{"key":"ref3","article-title":"MOS current-mode logic standard cells for high-speed low noise applications","author":"Badel","year":"2008"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.805631"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/101.232788"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10121383"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922709"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-2888-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/cta.305"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883329"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-0982-7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/217674"},{"key":"ref13","first-page":"259","article-title":"Low-voltage MOS current mode logic multiplexer","volume":"22","author":"Gupta","year":"2013","journal-title":"Radioeng. J."},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el:20031142"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813292"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.07.009"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3008487"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3058730"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2006.264841"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-60580-0","volume-title":"The Complexity of Simple Computer Architectures","author":"M\u00fcller","year":"1995"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167777"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.03.002"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2039258"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-005-6791-4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1984.1156629"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10287007\/10233121.pdf?arnumber=10233121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T22:42:36Z","timestamp":1709332956000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10233121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3305915","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}