{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T18:49:22Z","timestamp":1784918962509,"version":"3.55.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1109\/tvlsi.2023.3307027","type":"journal-article","created":{"date-parts":[[2023,9,21]],"date-time":"2023-09-21T13:52:27Z","timestamp":1695304347000},"page":"333-346","source":"Crossref","is-referenced-by-count":11,"title":["Practical Implementation of Robust State-Space Obfuscation for Hardware IP Protection"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7397-7785","authenticated-orcid":false,"given":"Md Moshiur","family":"Rahman","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6082-6961","authenticated-orcid":false,"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3092135"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref6","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","volume-title":"Proc. USENIX Secur. Symp.","author":"Alkabani"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581566"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia.2019.00030"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670866"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.309-336"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.293-330"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2915606"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.04.001"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3050035"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2994259"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702288"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774729"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527495"},{"key":"ref26","first-page":"3","article-title":"Announcing the advanced encryption standard (AES)","volume":"197","author":"Standard","year":"2001","journal-title":"Federal Inf. Process. Standards Publication"},{"key":"ref27","article-title":"A list of maximum period NLFSRs","author":"Dubrova","year":"2012"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref29","first-page":"796","article-title":"The end of logic locking? A critical view on the security of logic locking","volume":"2019","author":"Engels","year":"2019","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5_13"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3577200"},{"key":"ref32","article-title":"A neutral netlist of 10 combinational benchmarkcircuits and a targeted translator in FORTRAN","volume-title":"Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Special Session ATPGand Fault Simulation","author":"Brglez"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref34","volume-title":"Common Evaluation Platform","year":"2019"},{"key":"ref35","volume-title":"Obfuscated Benchmarks: Sequential Obfuscation","year":"2020"},{"key":"ref36","volume-title":"Kamenetsky Formula","year":"2019"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.309-336"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10411971\/10258414.pdf?arnumber=10258414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,3]],"date-time":"2024-06-03T13:53:54Z","timestamp":1717422834000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10258414\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":37,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3307027","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.21405075","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.21405075.v1","asserted-by":"object"}]},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]}}}