{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:45Z","timestamp":1773247065475,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Defense Science and Technology Foundation Strengthening Program","award":["2019-XXXX-XX-236-00"],"award-info":[{"award-number":["2019-XXXX-XX-236-00"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tvlsi.2023.3309595","type":"journal-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:40:33Z","timestamp":1694022033000},"page":"1639-1652","source":"Crossref","is-referenced-by-count":3,"title":["A Novel Thermal-Aware Floorplanning and TSV Assignment With Game Theory for Fixed-Outline 3-D ICs"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2220-9847","authenticated-orcid":false,"given":"Wenbo","family":"Guan","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8222-2808","authenticated-orcid":false,"given":"Xiaoyan","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2726-4316","authenticated-orcid":false,"given":"Hongliang","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8587-0747","authenticated-orcid":false,"given":"Yuming","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4887-735X","authenticated-orcid":false,"given":"Yimen","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, Xi’an, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref3","article-title":"Placement in integrated circuits using cyclic reinforcement learning and simulated annealing","author":"Vashisht","year":"2020","journal-title":"arXiv:2011.07577"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3139310"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3131550"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430622"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00061"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3378174"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1115\/1.4045044"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1115\/DETC2020-22219"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190537"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2246876"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2015.10.045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E100.A.776"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106948"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875933"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3100343"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2007.4397329"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243773"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2010.5419822"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.06.013"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2942839"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432141"},{"key":"ref26","first-page":"8","article-title":"Corner block list: An effective and efficient topological representation of nonslicing floorplan","volume-title":"Proc. ICCAD","author":"Hong"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293422"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2261120"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2019.8754260"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2020.2970382"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967071"},{"key":"ref33","first-page":"3861","article-title":"Towards K-means-friendly spaces: Simultaneous deep learning and clustering","volume-title":"Proc. Mach. Learn. Res.","author":"Yang"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.5555\/3104322.3104425"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/7503.003.0024"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1038\/323533a0"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772862"},{"key":"ref38","volume-title":"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer","author":"Naylor","year":"2001"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846366"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3062669"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2695900"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1006\/game.1996.0044"},{"key":"ref44","volume-title":"GSRC Benchmarks","author":"Dai","year":"2000"},{"key":"ref45","volume-title":"IBM-HB+ Benchmarks","author":"Ng","year":"2006"},{"key":"ref46","volume-title":"HotSpot 6.0 Temperature Modeling Tool","author":"Zhang","year":"2015"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10287007\/10242350.pdf?arnumber=10242350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T02:23:32Z","timestamp":1710383012000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10242350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":47,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3309595","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}