{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:33:19Z","timestamp":1777127599934,"version":"3.51.4"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tvlsi.2023.3317414","type":"journal-article","created":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T14:41:54Z","timestamp":1698072114000},"page":"1960-1969","source":"Crossref","is-referenced-by-count":5,"title":["A Digital Low Dropout (LDO) Voltage Regulator Using Pseudoflash Transistors"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1640-1998","authenticated-orcid":false,"given":"Cheng-Yen","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7134-9929","authenticated-orcid":false,"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012467"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2614308"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2019.8754116"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA50426.2020.9332011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2917558"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref8","first-page":"1","article-title":"Reliability improvement in planar MONOS cell for 20 nm-node multi-level NAND flash memory and beyond","author":"Sakamoto","year":"2009","journal-title":"IEDM Tech. Dig."},{"key":"ref9","first-page":"9.2.1","article-title":"Scaling feasibility study of planar thin floating gate (FG) NAND flash devices and size effect challenges beyond 20 nm","author":"Lue","year":"2011","journal-title":"IEDM Tech. Dig."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.1928.0091"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289911"},{"key":"ref13","first-page":"115","article-title":"Write endurance in flash drives: Measurements and analysis","volume-title":"Proc. 8th USENIX Conf. File Storage Technol.","author":"Boboila"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2005.65"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042626"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504118"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC54506.2022.9748521"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3037017"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117951"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359388"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247691"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2776263"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/16.8794"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419320"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.160"},{"key":"ref27","volume-title":"MATLAB","year":"2022"},{"key":"ref28","volume-title":"PTM Website","year":"2020"},{"key":"ref29","volume-title":"Synopsys Website","year":"2020"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011182"},{"key":"ref31","volume-title":"DCP01B Series, 1-W, 1000-VRMS Isolated, Unregulated DC\/DC Converter Modules","year":"2020"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401222"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778069"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10328903\/10292792.pdf?arnumber=10292792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T17:59:48Z","timestamp":1760983188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10292792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":33,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3317414","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}