{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T18:27:56Z","timestamp":1780511276310,"version":"3.54.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","award":["JPNP16007"],"award-info":[{"award-number":["JPNP16007"]}],"id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/tvlsi.2023.3336379","type":"journal-article","created":{"date-parts":[[2023,12,6]],"date-time":"2023-12-06T19:27:09Z","timestamp":1701890829000},"page":"468-479","source":"Crossref","is-referenced-by-count":10,"title":["FeFET Local Multiply and Global Accumulate Voltage-Sensing Computation-In-Memory Circuit Design for Neuromorphic Computing"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4594-6839","authenticated-orcid":false,"given":"Chihiro","family":"Matsui","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4206-8698","authenticated-orcid":false,"given":"Kasidit","family":"Toprasertpong","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5601-2604","authenticated-orcid":false,"given":"Shinichi","family":"Takagi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9345-6503","authenticated-orcid":false,"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053725"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047135"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268341"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510688"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242443"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993664"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnology18217.2020.9265015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3123287"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062985"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901708"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac4918"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492448"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.3019265"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937237"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/acee09"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF02478259"},{"key":"ref24","first-page":"275","article-title":"A 0.24-\u03bc2 cell process with 0.18-\u03bcm width isolation and 3-D interpoly dielectric films for L-Gb flash memories","volume-title":"IEDM Tech. Dig.","author":"Kobayashi"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ac189f"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.chip.2023.100044"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2829122"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2913426"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3304103"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051966"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2023.K-6-02"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779255"},{"key":"ref34","volume-title":"Neural Network Accelerator Comparison","author":"Guo","year":"2018"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10445387\/10346602.pdf?arnumber=10346602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T02:21:00Z","timestamp":1710382860000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10346602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":34,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3336379","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}