{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T08:46:21Z","timestamp":1769157981729,"version":"3.49.0"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1109\/tvlsi.2023.3337310","type":"journal-article","created":{"date-parts":[[2023,12,12]],"date-time":"2023-12-12T19:07:26Z","timestamp":1702408046000},"page":"347-360","source":"Crossref","is-referenced-by-count":3,"title":["IOLock: An Input\/Output Locking Scheme for Protection Against Reverse Engineering Attacks"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0852-7937","authenticated-orcid":false,"given":"Christopher","family":"Vega","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0754-2219","authenticated-orcid":false,"given":"Patanjali","family":"SLPSK","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6082-6961","authenticated-orcid":false,"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407654"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624727"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2020.2988048"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3_4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05800-4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741028"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368625"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PAINE49178.2020.9337734"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.309-336"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2019.8724654"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SoutheastCon42311.2019.9020347"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.1995.122623"},{"key":"ref26","volume-title":"Technical Guide to JTAG","year":"2023"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-15334-2_2"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319495"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715043"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942150"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref35","volume-title":"Factory Secure Key Provisioning","year":"2023"},{"key":"ref36","volume-title":"Secure Key Programming & Provisioning","year":"2023"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref38","first-page":"1","article-title":"NNgSAT: Neural network guided SAT attack on logic locked complex structures","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Azar"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474118"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744862"},{"key":"ref42","article-title":"EOP: An encryptionobfuscation solution for protecting PCBs against tampering and reverse engineering","author":"Guo","year":"2019","journal-title":"arXiv:1904.09516"},{"key":"ref43","first-page":"1","article-title":"An off-chip attack on hardware enclaves via the memory bus","volume-title":"Proc. 29th USENIX Secur. Symp.","author":"Lee"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359575"},{"key":"ref45","article-title":"Anti-reverse engineering techniques for integrated circuits and electronics hardware","author":"Quadir"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2016.2642824"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2020p0157"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3401980"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.3390\/fi10120121"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2018.8494852"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1007\/978-3-540-68351-3_18","article-title":"Trivium","volume-title":"New Stream Cipher Designs","author":"De Canniere","year":"2008"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICICS49469.2020.239548"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68351-3_16"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1016\/j.ifacol.2017.08.1514"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-016-0185-8"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340158"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10411971\/10354011.pdf?arnumber=10354011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,3]],"date-time":"2024-06-03T17:53:55Z","timestamp":1717437235000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10354011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":57,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3337310","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]}}}