{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:29Z","timestamp":1740133289337,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["20019363"],"award-info":[{"award-number":["20019363"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Semiconductor Research Consortium (KSRC) support Program for the Development of the Future Semiconductor Device"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/tvlsi.2023.3343369","type":"journal-article","created":{"date-parts":[[2023,12,21]],"date-time":"2023-12-21T20:18:52Z","timestamp":1703189932000},"page":"1136-1149","source":"Crossref","is-referenced-by-count":0,"title":["RA-Aware Fail Data Collection Architecture for Cost Reduction"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6868-0829","authenticated-orcid":false,"given":"Hayoung","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sooryeong","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.55188"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347645"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060137"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AQTR.2008.4588712"},{"key":"ref6","first-page":"288","volume-title":"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits","author":"Bushnell","year":"2000"},{"issue":"2S2","key":"ref7","first-page":"60","article-title":"Error detection and correction methods for memories used in system-on-chip designs","volume":"8","author":"Lakshmi","year":"2019","journal-title":"Int. J. Eng. Adv. Tech."},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802882"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"ref10","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"Tarr","year":"1984","journal-title":"Electronics"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586118"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.11.0211.0378"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.13.0112.0467"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760505"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.10"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2750702"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170569"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863189"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2044846"},{"key":"ref25","first-page":"517","article-title":"Memory diagnosis and built-in self-repair","volume-title":"Proc. VlSI Test Princ. Archit.","author":"Wang"},{"key":"ref26","first-page":"97","article-title":"Memory fault diagnosis by syndrome compression","volume-title":"Proc. Design, Autom. Test Europe. Conf. Exhib.","author":"Li"},{"key":"ref27","first-page":"303","article-title":"Using syndrome compression for memory built-in self-diagnosis","volume-title":"Proc. Int. Symp. VLSI Technol., Syst., Appl. Tech. Papers","author":"Li"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966641"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1017700"},{"issue":"4","key":"ref30","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1023\/A:1016557927479","article-title":"Diagnostic data compression techniques for embedded memories with built-in self-test","volume":"18","author":"Li","year":"2002","journal-title":"J. Electron. Test Theory Appl."},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DBT.2004.1408968"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500009"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363393"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2016.7831658"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325273"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050655"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/66.97808"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/92.285750"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250090"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547612"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10536717\/10371202.pdf?arnumber=10371202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T19:33:33Z","timestamp":1727292813000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10371202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":40,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3343369","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}