{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:02:16Z","timestamp":1779202936201,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074101"],"award-info":[{"award-number":["62074101"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/tvlsi.2024.3361459","type":"journal-article","created":{"date-parts":[[2024,2,28]],"date-time":"2024-02-28T19:04:51Z","timestamp":1709147091000},"page":"1058-1071","source":"Crossref","is-referenced-by-count":3,"title":["A Reliable and Efficient Online Solution for Adaptive Voltage and Frequency Scaling on FPGAs"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3347-0327","authenticated-orcid":false,"given":"Wei","family":"Xiong","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-8434-0343","authenticated-orcid":false,"given":"Jiacheng","family":"Cao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaozhang","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5238-4720","authenticated-orcid":false,"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7376-3744","authenticated-orcid":false,"given":"Miaoqing","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2962501"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554784"},{"key":"ref3","volume-title":"Overview of Enhanced Intel SpeedStep Technology for Intel Processors","year":"2022"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3144321"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1016\/j.micpro.2017.04.021","article-title":"Adaptive voltage scaling in a heterogeneous FPGA device with memory and logic in-situ detectors","volume":"51","author":"Nunez-Yanez","year":"2017","journal-title":"Microprocess. Microsyst."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801222"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.27"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645598"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181070"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435771"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2365963"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708734"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2407370"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896695"},{"key":"ref17","volume-title":"Xapp555-Lowering Power Using Voltage Identificat. Bit","year":"2012"},{"key":"ref18","volume-title":"Intel Agilex 7 Power Management User Guide","year":"2023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056819"},{"key":"ref20","article-title":"Dynamic voltage scaling for current and future fpgas","author":"Ahmed","year":"2020"},{"key":"ref21","volume-title":"Ug472-7 Ser. FPGA Clocking Resource User Guide","year":"2018"},{"key":"ref22","volume-title":"PMBus Power Syst. Manage. Protocol Specification PART 2-command Lang.","author":"Forum","year":"2007"},{"key":"ref23","volume-title":"Ug903-Vivado Design Suite User Guide: Using Constraints","year":"2021"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10536717\/10453488.pdf?arnumber=10453488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T19:32:56Z","timestamp":1727292776000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10453488\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":24,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3361459","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}