{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T13:58:19Z","timestamp":1781877499162,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090025"],"award-info":[{"award-number":["62090025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key Research and Development Program of China","award":["2023YFB4405101"],"award-info":[{"award-number":["2023YFB4405101"]}]},{"name":"National Key Research and Development Program of China","award":["2023YFB4405103"],"award-info":[{"award-number":["2023YFB4405103"]}]},{"name":"National Key Research and Development Program of China","award":["2023YFB4405104"],"award-info":[{"award-number":["2023YFB4405104"]}]},{"name":"National Key Research and Development Program of China","award":["2022YFB4400400"],"award-info":[{"award-number":["2022YFB4400400"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tvlsi.2024.3363666","type":"journal-article","created":{"date-parts":[[2024,3,8]],"date-time":"2024-03-08T19:07:55Z","timestamp":1709924875000},"page":"810-822","source":"Crossref","is-referenced-by-count":8,"title":["Hierarchical Graph Learning-Based Floorplanning With Dirichlet Boundary Conditions"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8078-6717","authenticated-orcid":false,"given":"Yiting","family":"Liu","sequence":"first","affiliation":[{"name":"School of Computer Science, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of ECE, Northwestern University, Chicago, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6159-6085","authenticated-orcid":false,"given":"Jia","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of ECE, Illinois Institute of Technology, Chicago, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2611761"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317803"},{"key":"ref6","first-page":"1","article-title":"DREAMPlace 3.0: Multi-electrostatics based robust VLSI placement with region constraints","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Gu"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578923"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3555804"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530484"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1006\/jcta.1996.0080"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.enganabound.2004.12.001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856000"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.511573"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3026609"},{"key":"ref17","first-page":"1","article-title":"VLSI placement parameter optimization using deep reinforcement learning","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Agnesina"},{"key":"ref18","article-title":"Semi-supervised classification with graph convolutional networks","author":"Kipf","year":"2016","journal-title":"arXiv:1609.02907"},{"key":"ref19","first-page":"1","article-title":"Graph attention networks","volume-title":"Proc. ICLR","author":"Velickovic"},{"key":"ref20","first-page":"1025","article-title":"Inductive representation learning on large graphs","volume-title":"Proc. Int. Conf. Neural Inf. Process. Syst.","author":"Hamilton"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.5555\/3327345.3327389"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2021.3081010"},{"key":"ref23","first-page":"3734","article-title":"Self-attention graph pooling","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Lee"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v34i04.5997"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.laa.2006.07.018"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(76)90059-1"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.56021\/9781421407944"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68739-1_4"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10508545\/10461087.pdf?arnumber=10461087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T19:20:57Z","timestamp":1714764057000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10461087\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":30,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3363666","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}