{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:01:19Z","timestamp":1771657279136,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science and Technology Council","award":["NSTC 205 111-2623-E-110-002"],"award-info":[{"award-number":["NSTC 205 111-2623-E-110-002"]}]},{"name":"National Science and Technology Council","award":["NSTC 110-2221-E-110-063-MY2"],"award-info":[{"award-number":["NSTC 110-2221-E-110-063-MY2"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tvlsi.2024.3367300","type":"journal-article","created":{"date-parts":[[2024,2,26]],"date-time":"2024-02-26T20:17:27Z","timestamp":1708978647000},"page":"972-976","source":"Crossref","is-referenced-by-count":4,"title":["A 6.25-MHz 3.4-mW Single Clock DPWM Technique Using Matrix Shift Array"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4565-9506","authenticated-orcid":false,"given":"Oliver Lexter July A.","family":"Jose","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkata Naveen","family":"Kolakaluri","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4120-382X","authenticated-orcid":false,"given":"Ralph Gerard B.","family":"Sangalang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8014-8229","authenticated-orcid":false,"given":"Lean Karlo S.","family":"Tolentino","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2426-2879","authenticated-orcid":false,"given":"Chua-Chin","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Institute of Undersea Technology, National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SPEEDAM.2018.8445336"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPEMC.2009.5157592"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2506685"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1080\/21681724.2022.2068661"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2010.5669173"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICICIP.2014.7010283"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2339325"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/ELINFOCOM.2019.8706409"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.03.002"},{"key":"ref10","volume-title":"Multi-Clock Synchronization","year":"2019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSEC.2017.8446783"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.53"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCT.2015.7226204"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-TW46550.2019.8991939"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-021-01939-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2688387"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10508545\/10445309.pdf?arnumber=10445309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T19:20:03Z","timestamp":1714764003000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10445309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3367300","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}