{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,6]],"date-time":"2026-07-06T14:27:12Z","timestamp":1783348032235,"version":"3.54.6"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Defense Advanced Research Projects Agency (DARPA) through the Data Protection in Virtual Environments (DPRIVE) Program","award":["HR0011-21-9-0003"],"award-info":[{"award-number":["HR0011-21-9-0003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tvlsi.2024.3368002","type":"journal-article","created":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T19:07:30Z","timestamp":1709233650000},"page":"897-910","source":"Crossref","is-referenced-by-count":15,"title":["Design of a High-Performance Iterative Barrett Modular Multiplier for Crypto Systems"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3215-8745","authenticated-orcid":false,"given":"Bo","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4742-9600","authenticated-orcid":false,"given":"Zeming","family":"Cheng","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2677-7307","authenticated-orcid":false,"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1090\/s0025-5718-1985-0777282-x"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47721-7_24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3154164"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2652979"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2771239"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.93"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2960330"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2019.8787740"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.18"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502490"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287779"},{"key":"ref12","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2983458"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3067010"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3052999"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3166550"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.70"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927493"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857189"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2017.0300"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2080653"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1080\/00207160.2015.1119269"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IDAACS53288.2021.9660847"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ViTECoN.2019.8899461"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3053630"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10508545\/10456535.pdf?arnumber=10456535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T19:20:35Z","timestamp":1714764035000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10456535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3368002","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}