{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:07:46Z","timestamp":1747894066907,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-2011561"],"award-info":[{"award-number":["CNS-2011561"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["3199.001"],"award-info":[{"award-number":["3199.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tvlsi.2024.3368044","type":"journal-article","created":{"date-parts":[[2024,2,27]],"date-time":"2024-02-27T19:39:15Z","timestamp":1709062755000},"page":"967-971","source":"Crossref","is-referenced-by-count":2,"title":["Rowhammer Vulnerability of DRAMs in 3-D Integration"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-2570-4901","authenticated-orcid":false,"given":"Eduardo","family":"Ortega","sequence":"first","affiliation":[{"name":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7079-5281","authenticated-orcid":false,"given":"Jonti","family":"Talukdar","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}]},{"given":"Woohyun","family":"Paik","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}]},{"given":"Tyler","family":"Bletsch","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"volume-title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges","year":"2015","author":"Evans","key":"ref5"},{"volume-title":"Analysis of Microbump Overheads for 2.5D Disintegrated Design, Technical Report CSE-TR-002-17","year":"2023","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"volume-title":"DDR4 SDRAM","year":"2021","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853217"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref13","first-page":"119","article-title":"A distributed compact model for high-density, on-chip trench capacitors in high-frequency applications","volume-title":"Proc. NSTI Nanotech Conf","author":"Shastri"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203838"},{"key":"ref15","article-title":"Additional topics in memory design","volume-title":"Analysis and Design of Digital Integrated Circuits: In Deep Submicron Technology","author":"Hodges","year":"2005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.3072662"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268437"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.12.027"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3060362"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702378"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2018.8388826"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ITC51656.2023.00051"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/10508545\/10452314-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10508545\/10452314.pdf?arnumber=10452314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T19:20:27Z","timestamp":1714764027000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10452314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":23,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3368044","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}