{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:25:35Z","timestamp":1781835935141,"version":"3.54.5"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62334014"],"award-info":[{"award-number":["62334014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key-Area Research and Development Program of Guangdong Province","award":["2021B0101410004"],"award-info":[{"award-number":["2021B0101410004"]}]},{"DOI":"10.13039\/501100003816","name":"Huawei Technologies Company Ltd","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/tvlsi.2024.3375350","type":"journal-article","created":{"date-parts":[[2024,3,18]],"date-time":"2024-03-18T20:32:32Z","timestamp":1710793952000},"page":"1045-1057","source":"Crossref","is-referenced-by-count":7,"title":["Better-Than-Worst-Case: A Frequency Adaptation Asynchronous RISC-V Core With Vector Extension"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-0301-0855","authenticated-orcid":false,"given":"Lingfeng","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1250-8704","authenticated-orcid":false,"given":"Shanlin","family":"Xiao","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5677-3216","authenticated-orcid":false,"given":"Huiyao","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinghai","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5311-1974","authenticated-orcid":false,"given":"Zeyang","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6490-3203","authenticated-orcid":false,"given":"Bohan","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8802-0457","authenticated-orcid":false,"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025508"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413757"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062952"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927097"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2937087"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.23919\/DATE58400.2024.10546503","article-title":"An efficient asynchronous circuits design flow with backward delay propagation constraint","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib.","author":"Zhou"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3369643"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3100524"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA60488.2023.10364280"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA56932.2022.9963092"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3038337"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185410"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783123"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el:19901181"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219021"},{"key":"ref22","first-page":"755","article-title":"Design of a low latency asynchronous adder using early completion detection","volume":"9","author":"Lai","year":"2014","journal-title":"J. Eng. Sci. Technol."},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491799"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922256"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706872"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1999.806527"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514654"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139878"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010654"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529611"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5775014"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206219"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2004.1423858"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3126853"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2009.5396051"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3169819"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00010"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.11"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TELFOR56187.2022.9983779"},{"key":"ref40","volume-title":"BiRiscV","year":"2023"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref42","volume-title":"RISCV-ARCH-TEST","year":"2022"},{"key":"ref43","volume-title":"SiFive E31 Standard Core\u2014High-Performance 32-Bit Embedded RISC-V Core IP.","year":"2023"},{"key":"ref44","volume-title":"T-Head XuanTie E907[EB\/OL]","year":"2023"},{"key":"ref45","volume-title":"ARM Cortex-A5 Processor Performance and Specification","year":"2023"},{"key":"ref46","volume-title":"T-Head XuanTie E902[EB\/OL]","year":"2023"},{"key":"ref47","volume-title":"E20 Standard Core","year":"2023"},{"key":"ref48","volume-title":"Cortex-M3 DesignStart FPGA XilinxEdition (AT426)","year":"2023"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10536717\/10475190.pdf?arnumber=10475190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,14]],"date-time":"2024-11-14T14:53:36Z","timestamp":1731596016000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10475190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":48,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3375350","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}