{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T10:22:23Z","timestamp":1779358943485,"version":"3.51.4"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"HORIZON Key Digital Technologies Joint Undertaking (KDT JU) Programme through the TRISTAN project","award":["101095947"],"award-info":[{"award-number":["101095947"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/tvlsi.2024.3377130","type":"journal-article","created":{"date-parts":[[2024,3,21]],"date-time":"2024-03-21T19:05:28Z","timestamp":1711047928000},"page":"1032-1044","source":"Crossref","is-referenced-by-count":22,"title":["CV32RT: Enabling Fast Interrupt and Context Switching for RISC-V Microcontrollers"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7231-9315","authenticated-orcid":false,"given":"Robert","family":"Balas","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9924-3536","authenticated-orcid":false,"given":"Alessandro","family":"Ottaviano","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Time-Predictable Architectures (FOCUS\u2014Computer Engineering Series)","author":"Rochange","year":"2014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.13052\/rp-9788793609624"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3297714"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.119"},{"issue":"72","key":"ref5","first-page":"10","article-title":"RTAI: Real time application interface","volume":"2000","author":"Mantegazza","year":"2000","journal-title":"Linux J."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.259426"},{"key":"ref7","volume-title":"Minimizing Interrupt Response Time","author":"Kleidermacher","year":"2005"},{"key":"ref8","volume-title":"Introduction to Embedded Systems","author":"Valvano","year":"2016"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2236114"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ipccc50635.2020.9391536"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473996"},{"key":"ref13","article-title":"Instruction sets should be free: The case for RISC-V","author":"Asanovi\u0107","year":"2014"},{"key":"ref14","article-title":"The RISC-V instruction set manual volume II: Privileged architecture version 1.9","author":"Waterman","year":"2016"},{"key":"ref15","volume-title":"RISC-V \u2018SMCLIC\u2019 Core-Local Interrupt Controller (CLIC) RISC-V Privileged Architecture Extension","year":"2023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref17","volume-title":"OpenHW Group CV32E40P User Manual. OpenHW Group","author":"Schiavone","year":"2023"},{"key":"ref18","volume-title":"Nuclei ISA Spec","year":"2021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-024-00761-4"},{"key":"ref20","volume-title":"FreeRTOS: Real-Time Operating System for Microcontrollers. Real Time Engineers Ltd","author":"Barry","year":"2023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E93.D.2509"},{"key":"ref22","volume-title":"RISC-V Platform-Level Interrupt Controller Specification","year":"2023"},{"key":"ref23","volume-title":"The Definitive Guide to ARM Cortex-M3 Cortex-M4 Processors","author":"Yiu","year":"2013"},{"key":"ref24","volume-title":"Cortex-M4 Tech. Reference Manual","year":"2020"},{"key":"ref25","volume-title":"A Beginner\u2019s Guide Interrupt Latency\u2014Interrupt Latency Arm Cortex-M Processors. ARM","author":"Yiu","year":"2012"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2346542"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM54364.2021.9660345"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2009.368"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474114"},{"key":"ref30","volume-title":"Hardware Manual\u2014RENESAS MCU M16C","year":"2023"},{"key":"ref31","volume-title":"SiFive E21 Core Complex Manual","year":"2021"},{"key":"ref32","volume-title":"STM32L5\u2014NVIC","year":"2020"},{"key":"ref33","volume-title":"Infineon Technologies AG. a Fast Powertrain Microcontroller"},{"key":"ref34","volume-title":"TC27x D-Step, 32-Bit Single-Chip Microcontroller","year":"2014"},{"key":"ref35","volume-title":"TriCore V1.6, Core Architecture","year":"2012"},{"key":"ref36","volume-title":"Task context switching RTOS","year":"2008"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165633"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3419973"},{"key":"ref39","volume-title":"ECLIC Unit Introduction","year":"2023"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10536717\/10477942.pdf?arnumber=10477942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T19:33:37Z","timestamp":1727292817000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10477942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":39,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3377130","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}