{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:46:16Z","timestamp":1764175576695,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2309822"],"award-info":[{"award-number":["CCF-2309822"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Center for Heterogeneous Integration of Micro Electronic Systems (CHIMES), one of the seven centers in JUMP 2","award":["0000DONOTUSETHIS0000.0"],"award-info":[{"award-number":["0000DONOTUSETHIS0000.0"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tvlsi.2024.3380549","type":"journal-article","created":{"date-parts":[[2024,4,10]],"date-time":"2024-04-10T18:33:28Z","timestamp":1712774008000},"page":"1336-1349","source":"Crossref","is-referenced-by-count":1,"title":["Fault Diagnosis for Resistive Random Access Memory and Monolithic Inter-Tier Vias in Monolithic 3-D Integration"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1125-6709","authenticated-orcid":false,"given":"Shao-Chun","family":"Hung","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arjun","family":"Chaudhuri","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1136-9220","authenticated-orcid":false,"given":"Sanmitra","family":"Banerjee","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering and the ASU Center for Semiconductor Microelectronics (ACME), Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering and the ASU Center for Semiconductor Microelectronics (ACME), Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref3","first-page":"31","article-title":"Challenges and opportunities for HfOX based resistive random access memory","author":"Chen","year":"2011","journal-title":"IEDM Tech. Dig."},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2753759"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897589"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028195"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3042411"},{"key":"ref10","first-page":"1","article-title":"Magma: A monolithic 3D vertical heterogeneous reram-based main memory architecture","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Zokaee"},{"key":"ref11","first-page":"877","article-title":"Impact of process variations on emerging memristor","volume-title":"Proc. 47th Design Automat. Conf.","author":"Niu"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1693"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176603"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.206"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2864290"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3464430"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378923"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614653"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998181"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3003328"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3041026"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474064"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3098639"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1080\/10691898.2010.11889474"},{"volume-title":"Web Link","year":"2023","key":"ref29"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/11\/115013"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-017-2419-8"},{"volume-title":"International Technology Roadmap for Semiconductors","year":"2011","key":"ref33"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/10576042\/10496590-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10576042\/10496590.pdf?arnumber=10496590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T05:23:07Z","timestamp":1719638587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10496590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3380549","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}