{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,10]],"date-time":"2026-10-10T04:54:34Z","timestamp":1791608074775,"version":"4.3.4"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ASMedia Technology Inc., the Intelligent and Sustainable Medical Electronics Research Fund in National Taiwan University, and the National Science and Technology Council, Taipei, Taiwan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/tvlsi.2024.3393896","type":"journal-article","created":{"date-parts":[[2024,5,2]],"date-time":"2024-05-02T17:35:53Z","timestamp":1714671353000},"page":"1512-1522","source":"Crossref","is-referenced-by-count":9,"title":["A 40-Gb\/s PAM-3 Receiver With Modified Summer-Merged Slicers and PRTS Checker"],"prefix":"10.1109","volume":"32","author":[{"given":"Jhe-En","family":"Lin","sequence":"first","affiliation":[{"name":"Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Hao","family":"Lan","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3765-2948","authenticated-orcid":false,"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"USB4 Specification V2.0","year":"2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3006864"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3250706"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980713"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2013.6487622"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2991721"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2882606"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2705070"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067541"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2449866"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349992"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2418579"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2020.3021865"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475122"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881278"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3033202"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3124486"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310210"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3189663"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2936768"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10609530\/10517958.pdf?arnumber=10517958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T05:55:12Z","timestamp":1721973312000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10517958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":21,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3393896","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}