{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T06:41:47Z","timestamp":1769755307398,"version":"3.49.0"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Cabinet Office (CAO) through the Cross-Ministerial Strategic Innovation Promotion Program (SIP) \u201cCyber Physical Security for IoT Society\u201d","award":["JPNP18015 (funding agency: NEDO)"],"award-info":[{"award-number":["JPNP18015 (funding agency: NEDO)"]}]},{"name":"JSPS KAKENHI","award":["JP22K17893"],"award-info":[{"award-number":["JP22K17893"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/tvlsi.2024.3402164","type":"journal-article","created":{"date-parts":[[2024,5,27]],"date-time":"2024-05-27T17:28:14Z","timestamp":1716830894000},"page":"1498-1511","source":"Crossref","is-referenced-by-count":3,"title":["High-Throughput Bilinear Pairing Processor for Server-Side FPGA Applications"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5316-7555","authenticated-orcid":false,"given":"Junichi","family":"Sakamoto","sequence":"first","affiliation":[{"name":"Institute of Advanced Sciences, Yokohama National University, Yokohama, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9389-7977","authenticated-orcid":false,"given":"Daisuke","family":"Fujimoto","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology, Tokyo, Japan"}]},{"given":"Riku","family":"Anzai","sequence":"additional","affiliation":[{"name":"Graduate School of Environment and Information Sciences, Yokohama National University, Yokohama, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4047-3546","authenticated-orcid":false,"given":"Naoki","family":"Yoshida","sequence":"additional","affiliation":[{"name":"Institute of Advanced Sciences, Yokohama National University, Yokohama, Japan"}]},{"given":"Tsutomu","family":"Matsumoto","sequence":"additional","affiliation":[{"name":"Institute of Advanced Sciences, Yokohama National University, Yokohama, Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39200-9_26"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/cc.2014.7004528"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-018-9280-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcc.2020.2992548"},{"key":"ref6","volume-title":"How and Why on FPGA-Based AWS EC2 F1 Instances for Cloud Network Security","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36334-4_10"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-97348-3_11"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.06.001"},{"key":"ref11","volume-title":"Zcash FPGA Acceleration Engine","author":"Devlin","year":"2019"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3058345"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON58565.2023.10396122"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00038"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006671"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_19"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2920352"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2034881"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/11693383_22"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36413-7_19"},{"key":"ref21","volume-title":"Draft-irtf-cfrg-pairing-friendly-curves-11","author":"Sakemi","year":"2022"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-43414-7_1"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45682-1_30"},{"key":"ref24","article-title":"DFINITY technology overview series consensus system","author":"Hanke","year":"2018","journal-title":"arXiv:1805.04548"},{"key":"ref25","volume-title":"Ethereum 2.0 Development Update #17\u2014Prysmatic Labs","author":"Jordan","year":"2018"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/11745853_17"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2016.2557487"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47721-7_24"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1090\/s0025-5718-1985-0777282-x"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465359"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0161-x"},{"key":"ref32","volume-title":"Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics","year":"2021"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-43414-7_21"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3624571"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2966755"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2020.3040665"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593234"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2019.2905899"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00061"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401062"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36334-4_9"},{"key":"ref42","volume-title":"Mcl: A Portable and Fast Pairing-based Cryptography Library","year":"2018"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3564784"},{"key":"ref44","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref45","volume-title":"VISA Annual Report","year":"2016"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-64837-4_3"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/11935070_11"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10609530\/10539134.pdf?arnumber=10539134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T05:55:33Z","timestamp":1721973333000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10539134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":49,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3402164","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}