{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T16:01:39Z","timestamp":1774454499646,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Research Foundation, Singapore, through the National Cybersecurity Research and Development (NCR) Research Program in Assuring Hardware Security by Design in Systems on Chip, SOCure","award":["NRF2018NCRNCR002-001"],"award-info":[{"award-number":["NRF2018NCRNCR002-001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1109\/tvlsi.2024.3409650","type":"journal-article","created":{"date-parts":[[2024,6,11]],"date-time":"2024-06-11T18:53:21Z","timestamp":1718132001000},"page":"1959-1963","source":"Crossref","is-referenced-by-count":3,"title":["Securing Against Side-Channel Attacks With Wide-Range In Situ Random Voltage Dithering on Async-Logic AES Engine"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6933-9799","authenticated-orcid":false,"given":"Jun-Sheng","family":"Ng","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8047-0691","authenticated-orcid":false,"given":"Juncheng","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nay","family":"Aung Kyaw","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1512-2003","authenticated-orcid":false,"given":"Kwen-Siong","family":"Chong","sequence":"additional","affiliation":[{"name":"Zero-Error Systems Pte. Ltd., German Centre, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3222-2885","authenticated-orcid":false,"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2716386"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3033928"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-47974-2"},{"key":"ref4","volume-title":"Power Analysis Revealing the Secret of Smart Cards","author":"Mangard","year":"2007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30564-4_5"},{"key":"ref6","article-title":"Synthesis of secure FPGA implementations","author":"Tiri","year":"2004","journal-title":"IACR Eprint Archive"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2953855"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034081"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875112"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2945944"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094523"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/B0-08-043152-6\/00619-7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3175180"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3077887"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056110"},{"key":"ref16","volume-title":"SCA Pre-Qualification on AES","year":"2023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590266"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10695156\/10555024.pdf?arnumber=10555024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T04:36:18Z","timestamp":1727411778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10555024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10]]},"references-count":17,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3409650","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10]]}}}