{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:11:01Z","timestamp":1780445461086,"version":"3.54.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Semiconductor Research Corporation (SRC) Center for Heterogeneous Integration of Micro Electronic Systems (CHIMES), one of the seven centers in Joint University Microelectronics Program (JUMP) 2","award":["0000DONOTUSETHIS0000.0"],"award-info":[{"award-number":["0000DONOTUSETHIS0000.0"]}]},{"name":"SRC Program sponsored by Defense Advanced Research Projects Agency","award":["Task"],"award-info":[{"award-number":["Task"]}]},{"name":"SRC Program sponsored by Defense Advanced Research Projects Agency","award":["3136.005"],"award-info":[{"award-number":["3136.005"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-2011561"],"award-info":[{"award-number":["CNS-2011561"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/tvlsi.2024.3411033","type":"journal-article","created":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T18:33:18Z","timestamp":1718649198000},"page":"1535-1548","source":"Crossref","is-referenced-by-count":12,"title":["ALT-Lock: Logic and Timing Ambiguity-Based IP Obfuscation Against Reverse Engineering"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7079-5281","authenticated-orcid":false,"given":"Jonti","family":"Talukdar","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Woo-Hyun","family":"Paik","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2570-4901","authenticated-orcid":false,"given":"Eduardo","family":"Ortega","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref2","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","author":"Tan","year":"2020","journal-title":"arXiv:2006.06806"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3253428"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3113035"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116197"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741028"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2944586"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00037"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.293-330"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00119"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00025"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810399"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9137003"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137145"},{"key":"ref26","first-page":"333","article-title":"The state-of-the-art in semiconductor reverse engineering","volume-title":"Proc. 48th ACM\/EDAC\/IEEE Des. Autom. Conf. (DAC)","author":"Torrance"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3240933"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00030"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341985"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300256"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624671"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3444960"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2940750"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902972"},{"key":"ref39","volume-title":"Reduced overhead gate level logic encryption","author":"Savidis","year":"2022"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.23"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219020"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00102"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.1c06980"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/10609530\/10559389-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10609530\/10559389.pdf?arnumber=10559389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T05:56:36Z","timestamp":1721973396000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10559389\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":45,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3411033","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}