{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T17:58:26Z","timestamp":1770832706676,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1109\/tvlsi.2024.3412631","type":"journal-article","created":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T18:33:18Z","timestamp":1718649198000},"page":"1696-1703","source":"Crossref","is-referenced-by-count":3,"title":["Endurance-Aware Compiler for 3-D Stackable FeRAM as Global Buffer in TPU-Like Architecture"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5793-075X","authenticated-orcid":false,"given":"Yuan-Chun","family":"Luo","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4415-0866","authenticated-orcid":false,"given":"Anni","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yandong","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8128-7784","authenticated-orcid":false,"given":"Sou-Chi","family":"Chang","sequence":"additional","affiliation":[{"name":"Intel Component Research, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0109-1923","authenticated-orcid":false,"given":"Uygar","family":"Avci","sequence":"additional","affiliation":[{"name":"Intel Component Research, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2574353"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757412"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnology18217.2020.9265063"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720640"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45625.2022.10019560"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413848"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019540"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19574.2021.9720510"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3122872"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/mcas.2021.3092533"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2019.2929393"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465896"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"key":"ref15","first-page":"1","article-title":"LPDDR4 moves mobile","volume-title":"Proc. JEDEC Mobile Forum Conf.","author":"Skinner"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.121"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref18","first-page":"1","article-title":"Dawnbench: An end-to-end deep learning benchmark and competition","volume-title":"Proc. Conf. Workshop Neural Inf. Process. Syst.","author":"Coleman"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10648891\/10559765.pdf?arnumber=10559765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T04:12:27Z","timestamp":1725163947000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10559765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9]]},"references-count":18,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3412631","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9]]}}}