{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:23:26Z","timestamp":1775665406985,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Key-Area Research and Development Program of Guangdong Province","award":["2023B0303030004"],"award-info":[{"award-number":["2023B0303030004"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62334014"],"award-info":[{"award-number":["62334014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1109\/tvlsi.2024.3418769","type":"journal-article","created":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T17:55:57Z","timestamp":1719856557000},"page":"1852-1863","source":"Crossref","is-referenced-by-count":4,"title":["Toward Efficient Asynchronous Circuits Design Flow Using Backward Delay Propagation Constraint"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-0301-0855","authenticated-orcid":false,"given":"Lingfeng","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1250-8704","authenticated-orcid":false,"given":"Shanlin","family":"Xiao","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5677-3216","authenticated-orcid":false,"given":"Huiyao","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5263-8120","authenticated-orcid":false,"given":"Jinghai","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5311-1974","authenticated-orcid":false,"given":"Zeyang","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6490-3203","authenticated-orcid":false,"given":"Bohan","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8802-0457","authenticated-orcid":false,"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025508"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413757"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062952"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927097"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2937087"},{"issue":"3","key":"ref12","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"80","author":"Cortadella","year":"1997","journal-title":"IEICE Trans Inf. Syst. D"},{"key":"ref13","volume-title":"The Balsa Asynchronous Circuit Synthesis System","author":"Bardsley","year":"2000"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.079"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.22"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2998911"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00036"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3038337"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC48570.2021.00013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC58294.2023.10239616"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3100524"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546503"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00010"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.954997"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2024.3369643"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.11"},{"key":"ref30","volume-title":"Biriscv","year":"2023"},{"key":"ref31","volume-title":"Riscv-Arch-Test","year":"2022"},{"key":"ref32","volume-title":"SiFive E31 Standard Core High-Performance 32-Bit Embedded RISC-V Core IP","year":"2023"},{"key":"ref33","volume-title":"T-Head XuanTie E907[EB\/OL","year":"2023"},{"key":"ref34","volume-title":"ARM Cortex-A5 Processor Performance and Specification[EB\/OL]","year":"2023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3375350"},{"key":"ref36","volume-title":"T-Head XuanTie E902[EB\/OL].","year":"2023"},{"key":"ref37","volume-title":"E20 Standard Core","year":"2023"},{"key":"ref38","volume-title":"Cortex-M3 DesignStart FPGA XilinxEdition (AT426)","year":"2023"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10695156\/10579860.pdf?arnumber=10579860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T04:36:52Z","timestamp":1727411812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10579860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10]]},"references-count":38,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3418769","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10]]}}}