{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T18:13:37Z","timestamp":1772302417431,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tvlsi.2024.3425817","type":"journal-article","created":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T17:51:15Z","timestamp":1721152275000},"page":"2159-2163","source":"Crossref","is-referenced-by-count":9,"title":["Functionally Possible Path Delay Faults With High Functional Switching Activity"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5491-7282","authenticated-orcid":false,"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}]},{"given":"Yervant","family":"Zorian","sequence":"additional","affiliation":[{"name":"Synopsys Corporation, Mountain View, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090793"},{"key":"ref2","first-page":"706","article-title":"In-field aging measurement and calibration for power-performance optimization","volume-title":"Proc. 48th ACM\/EDAC\/IEEE Design Autom. Conf. (DAC)","author":"Wang"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2210381"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2197766"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2591798"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2626218"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2620903"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2789904"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2019.2893017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2902881"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2909488"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2022.3175914"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT59622.2023.10313531"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2024.3359187"},{"key":"ref17","article-title":"Silent data corruptions at scale","author":"Dattatraya Dixit","year":"2021","journal-title":"arXiv:2102.11245"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465297"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48228.2024.10529392"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894227"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"447","DOI":"10.1023\/A:1024648227669","article-title":"On selecting testable paths in scan designs","volume":"19","author":"Shao","year":"2003","journal-title":"J. Electron. Test. Theory Appl."},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386957"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233015"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325255"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909796"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763208"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10736447\/10599559.pdf?arnumber=10599559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T02:56:41Z","timestamp":1732676201000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10599559\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3425817","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}