{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T22:01:12Z","timestamp":1770069672112,"version":"3.49.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung (BMBF), Germany, through MassiveData6G","doi-asserted-by":"publisher","award":["16ES1080"],"award-info":[{"award-number":["16ES1080"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tvlsi.2024.3432640","type":"journal-article","created":{"date-parts":[[2024,7,30]],"date-time":"2024-07-30T18:25:06Z","timestamp":1722363906000},"page":"2074-2084","source":"Crossref","is-referenced-by-count":5,"title":["A High-Speed Dynamic Element Matching Decoder With Integrated Background Calibration Control"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1499-550X","authenticated-orcid":false,"given":"Tobias","family":"Schirmer","sequence":"first","affiliation":[{"name":"Chair for Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6980-2648","authenticated-orcid":false,"given":"Simon","family":"Buhr","sequence":"additional","affiliation":[{"name":"Chair for Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8653-6361","authenticated-orcid":false,"given":"Felix","family":"Burkhardt","sequence":"additional","affiliation":[{"name":"Chair for Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6950-6814","authenticated-orcid":false,"given":"Florian","family":"Protze","sequence":"additional","affiliation":[{"name":"Chair for Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6714-0479","authenticated-orcid":false,"given":"Frank","family":"Ellinger","sequence":"additional","affiliation":[{"name":"Chair for Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2000.913021"},{"key":"ref2","article-title":"Dynamic element matching techniques for data converters","author":"Bruce","year":"1999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.476173"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.974541"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2006.882355"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2011606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043400"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.748184"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301769"},{"key":"ref10","volume-title":"Data Converters","author":"Maloberti","year":"2010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2017.8094548"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594026"},{"key":"ref13","first-page":"360","article-title":"A 16b 6GS\/S Nyquist DAC with IMD <-90dBc up to 1.9 GHz in 16 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Lin"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3731-4"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3341040"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3125568"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859393"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/bctm.2016.7738941"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359674"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2145290"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2037542"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356643"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10736447\/10616030.pdf?arnumber=10616030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T00:09:00Z","timestamp":1732666140000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10616030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":22,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3432640","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}