{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:59:01Z","timestamp":1772207941967,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of Chinese Academy of Sciences: Research on Information Collaborative Service Data Sharing Technology","doi-asserted-by":"publisher","award":["XDA031050100"],"award-info":[{"award-number":["XDA031050100"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tvlsi.2024.3436017","type":"journal-article","created":{"date-parts":[[2024,8,7]],"date-time":"2024-08-07T18:09:35Z","timestamp":1723054175000},"page":"298-302","source":"Crossref","is-referenced-by-count":5,"title":["RosebudVirt: A High-Performance and Partially Reconfigurable FPGA Virtualization Framework for Multitenant Networks"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-6812-4138","authenticated-orcid":false,"given":"Yiwei","family":"Chang","sequence":"first","affiliation":[{"name":"National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, Haidian, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2489-9949","authenticated-orcid":false,"given":"Zhichuan","family":"Guo","sequence":"additional","affiliation":[{"name":"National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, Haidian, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3063670"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00031"},{"key":"ref3","first-page":"1","article-title":"A review of FPGA\u2019s application in high-speed network processing","volume":"10","author":"Sha","year":"2021","journal-title":"Netw. New Media"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.42"},{"key":"ref5","volume-title":"Amazon EC2 F1 Instances","year":"2024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919644"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2018.00122"},{"key":"ref9","volume-title":"Dynamic Function Exchange","year":"2024"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCC.2017.2712686"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589095"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582067"},{"key":"ref13","first-page":"991","article-title":"Do OS abstractions make sense on FPGAs?","volume-title":"Proc. 14th USENIX Symp. Operating Syst. Design Implement. (OSDI 20)","author":"Korolija"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CITS58301.2023.10188786"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637564"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00054"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NoF52522.2021.9609941"},{"key":"ref18","volume-title":"Ultrascale+ Devices Integrated Block for PCI Express V1.3","year":"2024"},{"key":"ref19","volume-title":"SR-IOV Network Device Plugin for Kubernetes","year":"2024"},{"key":"ref20","volume-title":"PF_Ring, a High Speed Packet Capture Library","year":"2024"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10818617\/10628053.pdf?arnumber=10628053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T06:31:53Z","timestamp":1735626713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10628053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3436017","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}