{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T10:29:38Z","timestamp":1745836178981,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB2901004"],"award-info":[{"award-number":["2022YFB2901004"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tvlsi.2024.3436047","type":"journal-article","created":{"date-parts":[[2024,8,7]],"date-time":"2024-08-07T18:09:35Z","timestamp":1723054175000},"page":"2121-2134","source":"Crossref","is-referenced-by-count":1,"title":["An Implementation of Reconfigurable Match Table for FPGA-Based Programmable Switches"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-8621-2315","authenticated-orcid":false,"given":"Xiaoyong","family":"Song","sequence":"first","affiliation":[{"name":"National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, Haidian, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2489-9949","authenticated-orcid":false,"given":"Zhichuan","family":"Guo","sequence":"additional","affiliation":[{"name":"National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, Haidian, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1355734.1355746"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2656877.2656890"},{"key":"ref3","first-page":"1","article-title":"A review of FPGA\u2019s application in high-speed network processing","volume":"10","author":"Sha","year":"2021","journal-title":"J. Netw. New Media"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056768"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2534169.2486011"},{"key":"ref6","first-page":"1289","article-title":"Isolation mechanisms for high-speed packet-processing pipelines","volume-title":"Proc. 19th USENIX Symp. Networked Syst. Design Implement. (NSDI)","author":"Wang"},{"article-title":"Customizing and hardwiring on-chip interconnects in FPGAs","year":"2011","author":"Hur","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10161927"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/mi13111854"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2021.09.037"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2993168"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3098822.3098823"},{"volume-title":"Barefoot Tofino","year":"2023","key":"ref13"},{"volume-title":"Intel Ethernet Switch FM6000 Series-Software Defined Networking","year":"2012","author":"Ozdag","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927471"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675941"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691182"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273540"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1592568.1592593"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3314148.3314348"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3426744.3431332"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3426744.3431332"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2284281"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"volume-title":"Devmem2","year":"2000","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2756702"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00015"},{"volume-title":"Alveo u200 and u250 Data Center Accelerator Cards Data Sheet","year":"2020","key":"ref28"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10736447\/10628045.pdf?arnumber=10628045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T02:40:38Z","timestamp":1732675238000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10628045\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3436047","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}