{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T20:50:55Z","timestamp":1773175855020,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074097"],"award-info":[{"award-number":["62074097"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072298"],"award-info":[{"award-number":["62072298"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1109\/tvlsi.2024.3438549","type":"journal-article","created":{"date-parts":[[2024,8,12]],"date-time":"2024-08-12T17:46:15Z","timestamp":1723484775000},"page":"1864-1877","source":"Crossref","is-referenced-by-count":4,"title":["M2M: A Fine-Grained Mapping Framework to Accelerate Multiple DNNs on a Multi-Chiplet Architecture"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9353-5447","authenticated-orcid":false,"given":"Jinming","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Xuyan","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0022-228X","authenticated-orcid":false,"given":"Yaoyao","family":"Ye","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6826-2670","authenticated-orcid":false,"given":"Dongxu","family":"Lyu","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Guojie","family":"Xiong","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Ningyi","family":"Xu","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5289-5219","authenticated-orcid":false,"given":"Yong","family":"Lian","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0486-6421","authenticated-orcid":false,"given":"Guanghui","family":"He","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics and the MoE Key Laboratory of Artificial Intelligence, Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00027"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00062"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586312"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00016"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00081"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00056"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00065"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3214113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071035"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589059"},{"key":"ref11","first-page":"62","article-title":"AuRORA: Virtualized accelerator orchestration for multi-tenant workloads","volume-title":"Proc. 56th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Kim"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530509"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3015494"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968904"},{"key":"ref15","first-page":"1","article-title":"GIA: A reusable general interposer architecture for agile chiplet integration","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Li"},{"key":"ref16","first-page":"1","article-title":"Multi-package co-design for chiplet integration","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Zhuang"},{"key":"ref17","first-page":"1","article-title":"Intelligent design automation for 2.5\/3D heterogeneous SoC integration","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Jiang"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873584"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586261"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070981"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323880"},{"key":"ref23","volume-title":"NVDLA Deep Learning Accelerator","year":"2017"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref25","first-page":"1","article-title":"GAMMA: Automating the HW mapping of DNN models on accelerators via genetic algorithm","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Kao"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586250"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053977"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref31","volume-title":"The Gem5 Simulator","year":"2011"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00083"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3332832"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.690"},{"key":"ref36","first-page":"1","article-title":"An image is worth 16 \u00d7 16 words: Transformers for image recognition at scale","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Dosovitskiy"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"},{"key":"ref38","article-title":"Google\u2019s neural machine translation system: Bridging the gap between human and machine translation","author":"Wu","year":"2016","journal-title":"arXiv:1609.08144"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.1810.04805"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3038912.3052569"},{"key":"ref41","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Simonyan"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.37"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1997.634510"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2001.1746"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.63"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10695156\/10634307.pdf?arnumber=10634307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T04:37:25Z","timestamp":1727411845000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10634307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10]]},"references-count":46,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3438549","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10]]}}}