{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T02:00:23Z","timestamp":1770688823182,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62171313"],"award-info":[{"award-number":["62171313"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974102"],"award-info":[{"award-number":["61974102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Agencia Estatal de Investigaci\u00f3n (AEI) through Project FUN4DATE","award":["PID2022-136684OB-C22"],"award-info":[{"award-number":["PID2022-136684OB-C22"]}]},{"DOI":"10.13039\/501100001809","name":"Project 6G-INTEGRATION-3","doi-asserted-by":"publisher","award":["TSI-063000-2021-127"],"award-info":[{"award-number":["TSI-063000-2021-127"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tvlsi.2024.3443834","type":"journal-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:40:38Z","timestamp":1724694038000},"page":"66-74","source":"Crossref","is-referenced-by-count":3,"title":["Detect and Replace: Efficient Soft Error Protection of FPGA-Based CNN Accelerators"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9887-1418","authenticated-orcid":false,"given":"Zhen","family":"Gao","sequence":"first","affiliation":[{"name":"School of Electrical and Information Engineering, Tianjin University, Tianjin, China"}]},{"given":"Yanmao","family":"Qi","sequence":"additional","affiliation":[{"name":"School of Electrical and Information Engineering, Tianjin University, Tianjin, China"}]},{"given":"Jinchang","family":"Shi","sequence":"additional","affiliation":[{"name":"Tianjin International Engineering Institute, Tianjin University, Tianjin, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1375-0508","authenticated-orcid":false,"given":"Qiang","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University, Tianjin, China"}]},{"given":"Guangjun","family":"Ge","sequence":"additional","affiliation":[{"name":"School of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2931-8958","authenticated-orcid":false,"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[{"name":"ETSI de Telecomunicación, Universidad Politécnica de Madrid, Madrid, Spain"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. 3rd Int. Conf. Learn. Represent. (ICLR)","author":"Simonyan"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2939726"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3403\/30320026"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-31069-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033381"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS47505.2019.000-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465834"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2022.114498"},{"key":"ref11","volume-title":"Vivado Design Suite User Guide\u2014Dynamic Function Exchange UG909 (v2021.2)","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2884460"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2018.8347234"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3050707"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3046075"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2023.3235767"},{"key":"ref17","volume-title":"Triple module redundancy design techniques for virtex FPGAs","author":"Carmichael","year":"2006"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.59860"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.47"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000149"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3043449"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2981056"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2404219"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2755765"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2930577"},{"key":"ref26","volume-title":"Zynq DPU V3.2-Product Guide, PG338 (V3.2)","year":"2020"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.033"},{"key":"ref28","volume-title":"Partial Reconfiguration User Guide, UG702 (V14.5)","year":"2024"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10818617\/10648661.pdf?arnumber=10648661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T19:58:32Z","timestamp":1735675112000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10648661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":28,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3443834","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}