{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T05:46:37Z","timestamp":1769924797698,"version":"3.49.0"},"reference-count":69,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of the Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDB44000000"],"award-info":[{"award-number":["XDB44000000"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tvlsi.2024.3445631","type":"journal-article","created":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T19:01:04Z","timestamp":1726081264000},"page":"21-34","source":"Crossref","is-referenced-by-count":3,"title":["CR-DRAM: Improving DRAM Refresh Energy Efficiency With Inter-Subarray Charge Recycling"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4203-6381","authenticated-orcid":false,"given":"Haitao","family":"Du","sequence":"first","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2586-9925","authenticated-orcid":false,"given":"Hairui","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0341-3428","authenticated-orcid":false,"given":"Song","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5487-6855","authenticated-orcid":false,"given":"Yi","family":"Kang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref4","volume-title":"High Bandwidth Memory DRAM (HBM3)","year":"2023"},{"key":"ref5","volume-title":"Hybrid Memory Cube HMC Gen2","year":"2018"},{"key":"ref6","volume-title":"LPDDR4\/LPDDR4X SDRAM Datasheet","year":"2022"},{"key":"ref7","volume-title":"Calculating Memory Power for DDR4 SDRAM","year":"2017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref13","first-page":"337","article-title":"ESKIMO: Energy savings using semantic knowledge of inconsequential memory occupancy for DRAM subsystem","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Isen"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950391"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2822808"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00060"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.293118"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.1995.520705"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783730"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6176869"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref24","year":"2006","journal-title":"Predictive Technology Model"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref26","year":"2010","journal-title":"DRAM Power Model"},{"key":"ref27","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"Jacob","year":"2007"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04478-0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"ref32","volume-title":"Semiconductor memory device with sense amplifier driver having multiplied output lines","author":"Kang","year":"2006"},{"key":"ref33","article-title":"Impact of processing technology on dram sense amplifier design","author":"Gealow","year":"1990"},{"key":"ref34","volume-title":"DDR4 SDRAM STANDARD","year":"2017"},{"key":"ref35","year":"2020","journal-title":"CLR-DRAM SPICE Model"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3649455"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00019"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref39","article-title":"3D-DATE: A circuit-level three-dimensional DRAM area, timing, and energy model","author":"Park","year":"2018"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176428"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2868901"},{"key":"ref42","volume-title":"CACTI-7.0 Model","year":"2017"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853230"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3084447"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00076"},{"key":"ref46","first-page":"217","article-title":"Partial row activation for lowpower dram system","volume-title":"Proc. IEEE Int. Symp. High Perform. Comput.","author":"Lee"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3063183"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2920630"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3269053"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179327"},{"key":"ref53","year":"2022","journal-title":"REM: REGA DRAM Model"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.58"},{"key":"ref55","first-page":"41","article-title":"Fine-grained DRAM: Energy-efficient DRAM for extreme bandwidth systems","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp.","author":"O\u2019Connor"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/4.535414"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/4.962294"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2010.5716641"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357144"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6176870"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492418"},{"key":"ref62","first-page":"129","article-title":"CROW: A low-cost substrate for improving dram performance, energy efficiency, and reliability","volume-title":"Proc. 46th Int. Symp. Comput. Archit.","author":"Hassan"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref64","volume-title":"8Gb DDR4 SDRAM Datasheet","year":"2015"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2413411"},{"key":"ref66","year":"2006","journal-title":"SPEC CPU 2006"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586146"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2018.00032"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10818617\/10677355.pdf?arnumber=10677355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T06:21:17Z","timestamp":1735626077000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10677355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":69,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3445631","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}