{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:19:46Z","timestamp":1781885986014,"version":"3.54.5"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100019033","name":"Key-Area Research and Development Program of Guangdong Province","doi-asserted-by":"publisher","award":["2019B121204007"],"award-info":[{"award-number":["2019B121204007"]}],"id":[{"id":"10.13039\/501100019033","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100018919","name":"Major Key Project of Peng Cheng Laboratory","doi-asserted-by":"publisher","award":["PCL2021A09"],"award-info":[{"award-number":["PCL2021A09"]}],"id":[{"id":"10.13039\/100018919","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tvlsi.2024.3447279","type":"journal-article","created":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T19:01:04Z","timestamp":1726081264000},"page":"221-233","source":"Crossref","is-referenced-by-count":1,"title":["Sophon: A Time-Repeatable and Low-Latency Architecture for Embedded Real-Time Systems Based on RISC-V"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-4996-6653","authenticated-orcid":false,"given":"Zhe","family":"Huang","sequence":"first","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xingyao","family":"Chen","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Feng","family":"Gao","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4729-4811","authenticated-orcid":false,"given":"Ruige","family":"Li","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiguang","family":"Wu","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7922-7954","authenticated-orcid":false,"given":"Fan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2200\/s00309ed1v01y201011cac012"},{"key":"ref3","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9300-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09341-z"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3200000"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/rtss52674.2021.00043"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2017.8122107"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2014.47"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413177"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/acssc.2010.5757922"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.2012.6378622"},{"key":"ref13","volume-title":"Ensuring Real-Time Predictability","author":"Melissa Watkins","year":"2018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927099"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474114"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"ref19","article-title":"The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor","author":"Asanovic","year":"2015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3117490"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/STFSSD.2009.10"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/rtas.2014.6925994"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218686"},{"key":"ref27","volume-title":"RISC-V Platform-Level Interrupt Controller Specification","author":"Group","year":"2023"},{"key":"ref28","volume-title":"\u2018Smclic\u2019 Core-Local Interrupt Controller(Clic) RISC-V Privileged Architecture Extension","year":"2022"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM54364.2021.9660345"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084879"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3153119"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12010004"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2987314"},{"key":"ref35","first-page":"2","article-title":"The rocket chip generator","volume":"4","author":"Asanovic","year":"2016"},{"key":"ref36","volume-title":"Extension Interface","year":"2023"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3107726"},{"key":"ref39","volume-title":"Genesys 2 Reference Manual","year":"2017"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10818617\/10678741.pdf?arnumber=10678741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T06:21:11Z","timestamp":1735626071000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10678741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3447279","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}