{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:45Z","timestamp":1740133305620,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation through the Design and Integration of Superconductive Computation for Ventures beyond Exascale Realization (DISCOVER) Expeditions","award":["2124453","2308863"],"award-info":[{"award-number":["2124453","2308863"]}]},{"name":"Department of Energy under Funding Opportunity Announcement","award":["DE-FOA-0002950"],"award-info":[{"award-number":["DE-FOA-0002950"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tvlsi.2024.3448374","type":"journal-article","created":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T17:32:51Z","timestamp":1726767171000},"page":"2394-2397","source":"Crossref","is-referenced-by-count":0,"title":["Quasi-Adiabatic Clock Networks in 3-D Voltage Stacked Systems"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8829-0329","authenticated-orcid":false,"given":"Andres","family":"Ayes","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5549-7160","authenticated-orcid":false,"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"}]}],"member":"263","reference":[{"volume-title":"Three-Dimensional Integrated Circuit Design","year":"2017","author":"Pavlidis","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.07.007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2019.2903285"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3068350"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180775"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3090378"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2633805"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2580598"},{"volume-title":"High Performance Integrated Circuit Design","year":"2012","author":"Salman","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015348708421"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800533"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013857006906"},{"issue":"3","key":"ref14","first-page":"688","article-title":"Adiabatic logic circuit design","volume":"3","author":"Bindal","year":"2016","journal-title":"Int. J. Innov. Sci., Eng. Technol."},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.920819"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.91"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488626"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547541"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2007.411"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168904"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050831"},{"volume-title":"PTM","year":"2018","author":"Cao","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.808683"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.10.007"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183904"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/10791073\/10684299-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10791073\/10684299.pdf?arnumber=10684299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T11:19:05Z","timestamp":1733915945000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10684299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":25,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2024.3448374","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}